AMBA® AXI Protocol

Version: 2.0

Specification
AMBA AXI Protocol
Specification

Copyright © 2003-2010 ARM. All rights reserved.

Release Information

The following changes have been made to this book.

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Confidential</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>16 June 2003</td>
<td>A</td>
<td>Non-Confidential</td>
<td>First release</td>
</tr>
<tr>
<td>19 March 2004</td>
<td>B</td>
<td>Non-Confidential</td>
<td>First release of V1.0</td>
</tr>
<tr>
<td>03 March 2010</td>
<td>C</td>
<td>Non-Confidential</td>
<td>First release of V2.0</td>
</tr>
</tbody>
</table>

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”.

ARM AMBA Specification Licence

THIS END USER LICENCE AGREEMENT (“LICENCE”) IS A LEGAL AGREEMENT BETWEEN YOU (EITHER A SINGLE INDIVIDUAL, OR SINGLE LEGAL ENTITY) AND ARM LIMITED (“ARM”) FOR THE USE OF THE RELEVANT AMBA SPECIFICATION ACCOMPANYING THIS LICENCE. ARM IS ONLY WILLING TO LICENSE THE RELEVANT AMBA SPECIFICATION TO YOU ON CONDITION THAT YOU ACCEPT ALL OF THE TERMS IN THIS LICENCE. BY CLICKING “I AGREE” OR OTHERWISE USING OR COPYING THE RELEVANT AMBA SPECIFICATION YOU INDICATE THAT YOU AGREE TO BE BOUND BY ALL THE TERMS OF THIS LICENCE. IF YOU DO NOT AGREE TO THE TERMS OF THIS LICENCE, ARM IS UNWILLING TO LICENSE THE RELEVANT AMBA SPECIFICATION TO YOU AND YOU MAY NOT USE OR COPY THE RELEVANT AMBA SPECIFICATION AND YOU SHOULD PROMPTLY RETURN THE RELEVANT AMBA SPECIFICATION TO ARM.

“LICENSEE” means You and your Subsidiaries.

“Subsidiary” means, if You are a single entity, any company the majority of whose voting shares is now or hereafter owned or controlled, directly or indirectly, by You. A company shall be a Subsidiary only for the period during which such control exists.

1. Subject to the provisions of Clauses 2, 3 and 4, ARM hereby grants to LICENSEE a perpetual, non-exclusive, non-transferable, royalty free, worldwide licence to:

   (i) use and copy the relevant AMBA Specification for the purpose of developing and having developed products that comply with the relevant AMBA Specification;

   (ii) manufacture and have manufactured products which either: (a) have been created by or for LICENSEE under the licence granted in Clause 1(i); or (b) incorporate a product(s) which has been created by a third party(s) under a licence granted by ARM in Clause 1(i) of such third party’s ARM AMBA Specification Licence; and
(iii) offer to sell, sell, supply or otherwise distribute products which have either been (a) created by or for LICENSEE under the licence granted in Clause 1(i); or (b) manufactured by or for LICENSEE under the licence granted in Clause 1(ii).

2. LICENSEE hereby agrees that the licence granted in Clause 1 is subject to the following restrictions:

(i) where a product created under Clause 1(i) is an integrated circuit which includes a CPU then either: (a) such CPU shall only be manufactured under licence from ARM; or (b) such CPU is neither substantially compliant with nor marketed as being compliant with the ARM instruction sets licensed by ARM from time to time;

(ii) the licences granted in Clause 1(iii) shall not extend to any portion or function of a product that is not itself compliant with part of the relevant AMBA Specification; and

(iii) no right is granted to LICENSEE to sublicense the rights granted to LICENSEE under this Agreement.

3. Except as specifically licensed in accordance with Clause 1, LICENSEE acquires no right, title or interest in any ARM technology or any intellectual property embodied therein. In no event shall the licences granted in accordance with Clause 1 be construed as granting LICENSEE, expressly or by implication, estoppel or otherwise, a licence to use any ARM technology except the relevant AMBA Specification.

4. THE RELEVANT AMBA SPECIFICATION IS PROVIDED “AS IS” WITH NO WARRANTIES EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF SATISFACTORY QUALITY, MERCHANTABILITY, NONINFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE.

5. No licence, express, implied or otherwise, is granted to LICENSEE, under the provisions of Clause 1, to use the ARM tradename, or AMBA trademark in connection with the relevant AMBA Specification or any products based thereon. Nothing in Clause 1 shall be construed as authority for LICENSEE to make any representations on behalf of ARM in respect of the relevant AMBA Specification.

6. This Licence shall remain in force until terminated by you or by ARM. Without prejudice to any of its other rights if LICENSEE is in breach of any of the terms and conditions of this Licence then ARM may terminate this Licence immediately upon giving written notice to You. You may terminate this Licence at any time. Upon expiry or termination of this Licence by You or by ARM LICENSEE shall stop using the relevant AMBA Specification and destroy all copies of the relevant AMBA Specification in your possession together with all documentation and related materials. Upon expiry or termination of this Licence, the provisions of clauses 6 and 7 shall survive.

7. The validity, construction and performance of this Agreement shall be governed by English Law.

ARM contract references: LEC-PRE-00490-V4.0 ARM AMBA Specification Licence

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Unrestricted Access is an ARM internal classification.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com
# Contents

## AMBA AXI Protocol Specification

### Preface
- About this book ................................................................. x
- Feedback .............................................................................. xiii

### Chapter 1 Introduction
1.1 About the AXI protocol .................................................... 1-2
1.2 Architecture ...................................................................... 1-4
1.3 Basic transactions ......................................................... 1-7
1.4 Additional features ......................................................... 1-10

### Chapter 2 Signal Descriptions
2.1 Global signals ................................................................. 2-2
2.2 Write address channel signals .......................................... 2-3
2.3 Write data channel signals ............................................... 2-4
2.4 Write response channel signals ........................................ 2-5
2.5 Read address channel signals .......................................... 2-6
2.6 Read data channel signals ............................................... 2-7
2.7 Low-power interface signals ........................................... 2-8

### Chapter 3 Channel Handshake
3.1 Handshake process ........................................................ 3-2
3.2 Relationships between the channels ............................... 3-5
3.3 Dependencies between channel handshake signals .......... 3-6

### Chapter 4 Addressing Options
4.1 About addressing options ................................................ 4-2
4.2 Burst length ..................................................................... 4-3
4.3 Burst size .......................................................................... 4-4
Chapter 5  Additional Control Information
5.1 Cache support ................................................................................................. 5-2
5.2 Protection unit support ................................................................................... 5-4

Chapter 6  Atomic Accesses
6.1 About atomic accesses ...................................................................................... 6-2
6.2 Exclusive access ............................................................................................... 6-3
6.3 Locked access .................................................................................................... 6-6

Chapter 7  Response Signaling
7.1 About response signaling .................................................................................. 7-2
7.2 Response types .................................................................................................. 7-3

Chapter 8  Ordering Model
8.1 About the Ordering model .................................................................................. 8-2
8.2 Transfer ID fields .............................................................................................. 8-3
8.3 Read ordering ...................................................................................................... 8-4
8.4 Normal write ordering ....................................................................................... 8-5
8.5 Write data interleaving ..................................................................................... 8-6
8.6 Read and write interaction ............................................................................... 8-7
8.7 Interconnect use of ID fields ............................................................................ 8-8
8.8 Recommended width of ID fields ..................................................................... 8-9

Chapter 9  Data Buses
9.1 About the data buses ......................................................................................... 9-2
9.2 Write strobes ..................................................................................................... 9-3
9.3 Narrow transfers .............................................................................................. 9-4
9.4 Byte invariance ............................................................................................... 9-5

Chapter 10  Unaligned Transfers
10.1 About unaligned transfers .............................................................................. 10-2
10.2 Examples ......................................................................................................... 10-3

Chapter 11  Clock and Reset
11.1 Clock and reset requirements ......................................................................... 11-2

Chapter 12  Low-power Interface
12.1 About the low-power interface ...................................................................... 12-2
12.2 Low-power clock control .............................................................................. 12-3

Chapter 13  AXI4
13.1 Burst support .................................................................................................. 13-2
13.2 Quality of service signaling ........................................................................... 13-3
13.3 Multiple region interfaces ............................................................................. 13-5
13.4 Write response dependencies ........................................................................ 13-6
13.5 AWCACHE and ARCACHE Attributes .......................................................... 13-8
13.6 Ordering requirements for Non-modifiable transactions ............................... 13-10
13.7 Updated meaning of Read Allocate and Write Allocate ............................... 13-11
13.8 Memory types ................................................................................................ 13-14
13.9 Mismatched Attributes .................................................................................. 13-19
13.10 Transaction buffering .................................................................................... 13-20
13.11 Use of device memory types ....................................................................... 13-21
13.12 Legacy considerations .................................................................................. 13-22
13.13 Ordering model ............................................................................................. 13-23
13.14 User signals .................................................................................................. 13-28
Contents

13.15 Locked transactions ................................................................. 13-29
13.16 Write interleaving ............................................................... 13-30
13.17 Interoperability and default signals ........................................ 13-31

Chapter 14 AXI4-Lite
14.1 Introduction ................................................................. 14-2
14.2 Definition of AXI4-Lite ......................................................... 14-3
14.3 Interoperability ............................................................. 14-6
14.4 Defined conversion mechanism ............................................ 14-7
14.5 Conversion, Protection, and Detection .................................... 14-9

Appendix A Revisions
List of Tables

AMBA AXI Protocol Specification

| Table 2-1 | Global signals | ii |
| Table 2-2 | Write address channel signals | 2-3 |
| Table 2-3 | Write data channel signals | 2-4 |
| Table 2-4 | Write response channel signals | 2-5 |
| Table 2-5 | Read address channel signals | 2-6 |
| Table 2-6 | Read data channel signals | 2-7 |
| Table 2-7 | Low-power interface signals | 2-8 |
| Table 4-1 | Burst length encoding | 4-3 |
| Table 4-2 | Burst size encoding | 4-4 |
| Table 4-3 | Burst type encoding | 4-5 |
| Table 5-1 | Cache encoding | 5-3 |
| Table 5-2 | Protection encoding | 5-4 |
| Table 6-1 | Atomic access encoding | 6-2 |
| Table 7-1 | RRESP[1:0] and BRESP[1:0] encoding | 7-2 |
| Table 13-1 | Parameters fixed as Non-modifiable | 13-8 |
| Table 13-2 | AWCACHE bit allocations | 13-12 |
| Table 13-3 | ARCACHE bit allocations | 13-13 |
| Table 13-4 | Memory type encoding | 13-14 |
| Table 13-5 | Summary of ordering requirements | 13-25 |
| Table 13-6 | Atomic access encoding | 13-29 |
| Table 13-7 | Write channel signals and default signal values | 13-33 |
| Table 13-8 | Read channel signals and default signals values | 13-34 |
| Table 14-1 | AXI4-Lite interface signals | 14-3 |
| Table 14-2 | Full AXI and AXI4-Lite interoperability | 14-6 |
| Table A-1 | Issue B | A-1 |
| Table A-2 | Differences between issue B and issue C | A-1 |
List of Figures
AMBA AXI Protocol Specification

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Channel architecture of reads</td>
<td>1-4</td>
</tr>
<tr>
<td>1-2</td>
<td>Channel architecture of writes</td>
<td>1-4</td>
</tr>
<tr>
<td>1-3</td>
<td>Interface and interconnect</td>
<td>1-6</td>
</tr>
<tr>
<td>1-4</td>
<td>Read burst</td>
<td>1-7</td>
</tr>
<tr>
<td>1-5</td>
<td>Overlapping read bursts</td>
<td>1-8</td>
</tr>
<tr>
<td>1-6</td>
<td>Write burst</td>
<td>1-8</td>
</tr>
<tr>
<td>3-1</td>
<td>VALID before READY handshake</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>READY before VALID handshake</td>
<td>3-2</td>
</tr>
<tr>
<td>3-3</td>
<td>VALID with READY handshake</td>
<td>3-3</td>
</tr>
<tr>
<td>3-4</td>
<td>Read transaction handshake dependencies</td>
<td>3-6</td>
</tr>
<tr>
<td>3-5</td>
<td>Write transaction handshake dependencies</td>
<td>3-6</td>
</tr>
<tr>
<td>9-1</td>
<td>Byte lane mapping</td>
<td>9-3</td>
</tr>
<tr>
<td>9-2</td>
<td>Narrow transfer example with 8-bit transfers</td>
<td>9-4</td>
</tr>
<tr>
<td>9-3</td>
<td>Narrow transfer example with 32-bit transfers</td>
<td>9-4</td>
</tr>
<tr>
<td>9-4</td>
<td>Example mixed-endian data structure</td>
<td>9-5</td>
</tr>
<tr>
<td>10-1</td>
<td>Aligned and unaligned word transfers on a 32-bit bus</td>
<td>10-3</td>
</tr>
<tr>
<td>10-2</td>
<td>Aligned and unaligned word transfers on a 64-bit bus</td>
<td>10-4</td>
</tr>
<tr>
<td>10-3</td>
<td>Aligned wrapping word transfers on a 64-bit bus</td>
<td>10-4</td>
</tr>
<tr>
<td>11-1</td>
<td>Exit from reset</td>
<td>11-2</td>
</tr>
<tr>
<td>12-1</td>
<td>CSYSREQ and CSYSACK handshake</td>
<td>12-3</td>
</tr>
<tr>
<td>12-2</td>
<td>Acceptance of a low-power request</td>
<td>12-4</td>
</tr>
<tr>
<td>12-3</td>
<td>Denial of a low-power request</td>
<td>12-4</td>
</tr>
<tr>
<td>12-4</td>
<td>Low-power clock control sequence</td>
<td>12-5</td>
</tr>
<tr>
<td>13-1</td>
<td>Slave write response dependencies</td>
<td>13-6</td>
</tr>
<tr>
<td>13-2</td>
<td>Example system with different single-copy atomic groups</td>
<td>13-27</td>
</tr>
</tbody>
</table>
Preface

This preface introduces the \textit{AMBA 4 Advanced eXtensible Interface (AXI4) Protocol Specification}. It contains the following sections:

- \textit{About this book} on page x
- \textit{Feedback} on page xiii.
About this book


Intended audience

This book is written for hardware and software engineers who want to become familiar with the Advanced Microcontroller Bus Architecture (AMBA) and design systems and modules that are compatible with the AMBA AXI protocol.

Using this book

This book is organized into the following chapters:

Chapter 1 Introduction
Read this for a description of the architecture of the AXI protocol and the basic transactions that the protocol defines.

Chapter 2 Signal Descriptions
Read this for definitions of the AXI global, write address channel, write data channel, write response channel, read address channel, read data channel, and low-power interface signals.

Chapter 3 Channel Handshake
Read this for the AXI channel handshake process.

Chapter 4 Addressing Options
Read this for AXI burst types and how to calculate addresses and byte lanes for transfers within a burst.

Chapter 5 Additional Control Information
Read this for how to use the AXI protocol to support system level caches and protection units.

Chapter 6 Atomic Accesses
Read this for how to perform exclusive accesses and locked accesses.

Chapter 7 Response Signaling
Read this for the four transaction responses of AXI slaves.

Chapter 8 Ordering Model
Read this for how the AXI protocol uses transaction ID tags to enable out-of-order transaction processing.

Chapter 9 Data Buses
Read this for how to do transactions of varying sizes on the AXI read and write data buses and how to use byte-invariant endianness to handle mixed-endian data.

Chapter 10 Unaligned Transfers
Read this for how the AXI protocol handles unaligned transfers.

Chapter 11 Clock and Reset
Read this for the timing of the AXI clock and reset signals.
Chapter 12 Low-power Interface
Read this for how to use the AXI clock control interface to enter into and exit from a low-power state.

Chapter 13 AXI4
Read this for a description of the technical changes between AXI3 and AXI4 versions of the AXI protocol.

Chapter 14 AXI4-Lite
Read this for a description of the AXI4-Lite interface, a simpler control register style interface for use when the full functionality of AXI4 is not required.

Appendix A Revisions
Read this for a description of the technical changes between released issues of this book.

Conventions
Conventions that this book can use are described in:
• Typographical
• Timing diagrams on page xii
• Signals on page xii.

Typographical
The typographical conventions are:
italic Highlights important notes, introduces special terminology, denotes internal cross-references, and citations.
bold Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.
monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace italic Denotes arguments to monospace text where the argument is to be replaced by a specific value.
monospace bold Denotes language keywords when used outside example code.
< and > Enclose replaceable terms for assembler syntax where they appear in code or code fragments. For example:
MRC p15, 0 <Rd>, <CRn>, <CRm>, <Opcode_2>
Timing diagrams

The figure named *Key to timing diagram conventions* explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

### Key to timing diagram conventions

Timing diagrams sometimes show single-bit signals as HIGH and LOW at the same time and they look similar to the bus change shown in *Key to timing diagram conventions*. If a timing diagram shows a single-bit signal in this way then its value does not affect the accompanying description.

### Signals

The signal conventions are:

**Signal level**

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals
- LOW for active-LOW signals.

**Lower-case n**

At the start or end of a signal name denotes an active-LOW signal.

### Additional reading

This section lists publications by ARM and by third parties.


### ARM publications

This book contains information that is specific to this product. See the following documents for other relevant information:

Feedback

ARM welcomes feedback on this protocol and its documentation.

Feedback on this protocol

If you have any comments or suggestions about this protocol, contact your supplier and give:

- The name.
- The revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- the title, AMBA AXI Protocol Specification
- the number, ARM IHI 0022C
- the page numbers to which your comments apply
- a concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.
Chapter 1
Introduction

This chapter describes the architecture of the AXI protocol and the basic transactions that the
protocol defines. It contains the following sections:
• About the AXI protocol on page 1-2
• Architecture on page 1-4
• Basic transactions on page 1-7
• Additional features on page 1-10.
1.1 About the AXI protocol

The AMBA AXI protocol is targeted at high-performance, high-frequency system designs and includes a number of features that make it suitable for a high-speed submicron interconnect.

The objectives of the latest generation AMBA interface are to:

- be suitable for high-bandwidth and low-latency designs
- enable high-frequency operation without using complex bridges
- meet the interface requirements of a wide range of components
- be suitable for memory controllers with high initial access latency
- provide flexibility in the implementation of interconnect architectures
- be backward-compatible with existing AHB and APB interfaces.

The key features of the AXI protocol are:

- separate address/control and data phases
- support for unaligned data transfers using byte strobes
- burst-based transactions with only start address issued
- separate read and write data channels to enable low-cost Direct Memory Access (DMA)
- ability to issue multiple outstanding addresses
- out-of-order transaction completion
- easy addition of register stages to provide timing closure.

As well as the data transfer protocol, the AXI protocol includes optional extensions that cover signaling for low-power operation.

1.1.1 AXI revisions

The AXI protocol has been an industry standard for many years and the AMBA AXI Protocol Specification Version 1.0 describes the AXI Interface.

This revision, Version 2.0 of the document, includes all the information on the original AXI protocol specification, now referred to as AXI3, and two new chapters, detailing AXI4 and AXI4-Lite.

AXI4

The AXI4 update to AXI3 includes the following:

- support for burst lengths up to 256 beats
- Quality of Service (QoS) signaling
- support for multiple region interfaces
- updated write response requirements
- updated AWCACHE and ARCACHE signaling details
- additional information on Ordering requirements
- details of optional User signaling
- removal of locked transactions
- removal of write interleaving

AXI4 also includes information on the use of default signaling and discusses the interoperability of components.
### AXI4-Lite

AXI4-Lite is a subset of the AXI4 protocol that is intended for communication with control register-style interfaces in components and allows simpler component interfaces to be built.

The key features of the AXI4-Lite interface are:

- all transactions are burst length of 1
- all data accesses are the same size as the width of the data bus
- support for data bus width of 32-bit or 64-bit
- all accesses are equivalent to **AWCACHE** or **ARCACHE** equal to b0000
- exclusive accesses are not supported.
1.2 Architecture

The AXI protocol is burst-based. Every transaction has address and control information on the address channel that describes the nature of the data to be transferred. The data is transferred between master and slave using a write data channel to the slave or a read data channel to the master. In write transactions, in which all the data flows from the master to the slave, the AXI protocol has an additional write response channel to allow the slave to signal to the master the completion of the write transaction.

The AXI protocol enables:
- address information to be issued ahead of the actual data transfer
- support for multiple outstanding transactions
- support for out-of-order completion of transactions.

Figure 1-1 shows how a read transaction uses the read address and read data channels.

![Figure 1-1 Channel architecture of reads](image)

Figure 1-2 shows how a write transaction uses the write address, write data, and write response channels.

![Figure 1-2 Channel architecture of writes](image)
1.2.1 Channel definition

Each of the five independent channels consists of a set of information signals and uses a two-way \textit{VALID} and \textit{READY} handshake mechanism.

The information source uses the \textit{VALID} signal to show when valid data or control information is available on the channel. The destination uses the \textit{READY} signal to show when it can accept the data. Both the read data channel and the write data channel also include a \textit{LAST} signal to indicate when the transfer of the final data item within a transaction takes place.

\textbf{Read and write address channels}

Read and write transactions each have their own address channel. The appropriate address channel carries all of the required address and control information for a transaction. The AXI protocol supports the following mechanisms:
- variable-length bursts, from 1 to 16 data transfers per burst
- bursts with a transfer size of 8-1024 bits
- wrapping, incrementing, and non-incrementing bursts
- atomic operations, using exclusive or locked accesses
- system-level caching and buffering control
- secure and privileged access.

\textbf{Read data channel}

The read data channel conveys both the read data and any read response information from the slave back to the master. The read data channel includes:
- the data bus, that can be 8, 16, 32, 64, 128, 256, 512, or 1024 bits wide
- a read response indicating the completion status of the read transaction.

\textbf{Write data channel}

The write data channel conveys the write data from the master to the slave and includes:
- the data bus, that can be 8, 16, 32, 64, 128, 256, 512, or 1024 bits wide
- one byte lane strobe for every eight data bits, indicating which bytes of the data bus are valid.

Write data channel information is always treated as buffered, so that the master can perform write transactions without slave acknowledgement of previous write transactions.

\textbf{Write response channel}

The write response channel provides a way for the slave to respond to write transactions. All write transactions use completion signaling.

The completion signal occurs once for each burst, not for each individual data transfer within the burst.
1.2.2 Interface and interconnect

A typical system consists of a number of master and slave devices connected together through some form of interconnect, as shown in Figure 1-3.

![Figure 1-3 Interface and interconnect](image)

The AXI protocol provides a single interface definition for describing interfaces:
- between a master and the interconnect
- between a slave and the interconnect
- between a master and a slave.

The interface definition enables a variety of different interconnect implementations. The interconnect between devices is equivalent to another device with symmetrical master and slave ports to which real master and slave devices can be connected.

Most systems use one of three interconnect approaches:
- shared address and data buses
- shared address buses and multiple data buses
- multilayer, with multiple address and data buses.

In most systems, the address channel bandwidth requirement is significantly less than the data channel bandwidth requirement. Such systems can achieve a good balance between system performance and interconnect complexity by using a shared address bus with multiple data buses to enable parallel data transfers.

1.2.3 Register slices

Each AXI channel transfers information in only one direction, and there is no requirement for a fixed relationship between the various channels. This is important because it enables the insertion of a register slice in any channel, at the cost of an additional cycle of latency. This makes possible a trade-off between cycles of latency and maximum frequency of operation.

It is also possible to use register slices at almost any point within a given interconnect. It can be advantageous to use a direct, fast connection between a processor and high-performance memory, but to use simple register slices to isolate a longer path to less performance-critical peripherals.
1.3 Basic transactions

This section gives examples of basic AXI protocol transactions. Each example shows the VALID and READY handshake mechanism. Transfer of either address information or data occurs when both the VALID and READY signals are HIGH. The examples are provided in:
- Read burst example
- Overlapping read burst example on page 1-8
- Write burst example on page 1-8.

This section also describes Transaction ordering on page 1-9.

1.3.1 Read burst example

Figure 1-4 shows a read burst of four transfers. In this example, the master drives the address, and the slave accepts it one cycle later.

Note

The master also drives a set of control signals showing the length and type of the burst, but these signals are omitted from the figure for clarity.

After the address appears on the address bus, the data transfer occurs on the read data channel. The slave keeps the VALID signal LOW until the read data is available. For the final data transfer of the burst, the slave asserts the RLAST signal to show that the last data item is being transferred.

Figure 1-4 Read burst
1.3.2 Overlapping read burst example

Figure 1-5 shows how a master can drive another burst address after the slave accepts the first address. This enables a slave to begin processing data for the second burst in parallel with the completion of the first burst.

1.3.3 Write burst example

Figure 1-6 shows a write transaction. The process starts when the master sends an address and control information on the write address channel. The master then sends each item of write data over the write data channel. When the master sends the last data item, the WLAST signal goes HIGH. When the slave has accepted all the data items, it drives a write response back to the master to indicate that the write transaction is complete.
1.3.4 Transaction ordering

The AXI protocol enables out-of-order transaction completion. It gives an ID tag to every transaction across the interface. The protocol requires that transactions with the same ID tag are completed in order, but transactions with different ID tags can be completed out of order.

Out-of-order transactions can improve system performance in two ways:

- The interconnect can enable transactions with fast-responding slaves to complete in advance of earlier transactions with slower slaves.
- Complex slaves can return read data out of order. For example, a data item for a later access might be available from an internal buffer before the data for an earlier access is available.

If a master requires that transactions are completed in the same order that they are issued, then they must all have the same ID tag. If, however, a master does not require in-order transaction completion, it can supply the transactions with different ID tags, enabling them to be completed in any order.

In a multimaster system, the interconnect is responsible for appending additional information to the ID tag to ensure that ID tags from all masters are unique. The ID tag is similar to a master number, but with the extension that each master can implement multiple virtual masters within the same port by supplying an ID tag to indicate the virtual master number.

Although complex devices can make use of the out-of-order facility, simple devices are not required to use it. Simple masters can issue every transaction with the same ID tag, and simple slaves can respond to every transaction in order, irrespective of the ID tag.
1.4 Additional features

The AXI protocol also supports the following additional features:

Burst types

The AXI protocol supports three different burst types that are suitable for:
- normal memory accesses
- wrapping cache line bursts
- streaming data to peripheral FIFO locations.

See Chapter 4 Addressing Options.

System cache support

The cache-support signal of the AXI protocol enables a master to provide to a system-level cache the bufferable, cacheable, and allocate attributes of a transaction.

See Cache support on page 5-2.

Protection unit support

To enable both privileged and secure accesses, the AXI protocol provides three levels of protection unit support.

See Protection unit support on page 5-4.

Atomic operations

The AXI protocol defines mechanisms for both exclusive and locked accesses.

See Chapter 6 Atomic Accesses.

Error support

The AXI protocol provides error support for both address decode errors and slave-generated errors.

See Chapter 7 Response Signaling.

Unaligned address

To enhance the performance of the initial accesses within a burst, the AXI protocol supports unaligned burst start addresses.

See Chapter 10 Unaligned Transfers.
Chapter 2
Signal Descriptions

This chapter defines the AXI signals. Although bus width and transaction ID width are implementation-specific, the tables in this chapter show a 32-bit data bus, a four-bit write data strobe, and four-bit ID fields. This chapter contains the following sections:

• Global signals on page 2-2
• Write address channel signals on page 2-3
• Write data channel signals on page 2-4
• Write response channel signals on page 2-5
• Read address channel signals on page 2-6
• Read data channel signals on page 2-7
• Low-power interface signals on page 2-8.
2.1 Global signals

Table 2-1 lists the global AXI signals.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACLK</td>
<td>Clock source</td>
<td>Global clock signal. All signals are sampled on the rising edge of the global clock.</td>
</tr>
<tr>
<td>ARESETn</td>
<td>Reset source</td>
<td>Global reset signal. This signal is active LOW.</td>
</tr>
</tbody>
</table>
2.2 Write address channel signals

Table 2-2 lists the AXI write address channel signals.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AWID[3:0]</td>
<td>Master</td>
<td>Write address ID. This signal is the identification tag for the write address group of signals.</td>
</tr>
<tr>
<td>AWADDR[31:0]</td>
<td>Master</td>
<td>Write address. The write address bus gives the address of the first transfer in a write burst transaction. The associated control signals are used to determine the addresses of the remaining transfers in the burst.</td>
</tr>
<tr>
<td>AWLEN[3:0]</td>
<td>Master</td>
<td>Burst length. The burst length gives the exact number of transfers in a burst. This information determines the number of data transfers associated with the address. See Table 4-1 on page 4-3.</td>
</tr>
<tr>
<td>AWSIZE[2:0]</td>
<td>Master</td>
<td>Burst size. This signal indicates the size of each transfer in the burst. Byte lane strobes indicate exactly which byte lanes to update. See Table 4-2 on page 4-4.</td>
</tr>
<tr>
<td>AWBURST[1:0]</td>
<td>Master</td>
<td>Burst type. The burst type, coupled with the size information, details how the address for each transfer within the burst is calculated. See Table 4-3 on page 4-5.</td>
</tr>
<tr>
<td>AWLOCK[1:0]</td>
<td>Master</td>
<td>Lock type. This signal provides additional information about the atomic characteristics of the transfer. See Table 6-1 on page 6-2.</td>
</tr>
<tr>
<td>AWCACHE[3:0]</td>
<td>Master</td>
<td>Cache type. This signal indicates the bufferable, cacheable, write-through, write-back, and allocate attributes of the transaction. See Table 5-1 on page 5-3.</td>
</tr>
<tr>
<td>AWPROT[2:0]</td>
<td>Master</td>
<td>Protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access. See Protection unit support on page 5-4.</td>
</tr>
<tr>
<td>AWVALID</td>
<td>Master</td>
<td>Write address valid. This signal indicates that valid write address and control information are available: 1 = address and control information available 0 = address and control information not available. The address and control information remain stable until the address acknowledge signal, AWREADY, goes HIGH.</td>
</tr>
<tr>
<td>AWREADY</td>
<td>Slave</td>
<td>Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals: 1 = slave ready 0 = slave not ready.</td>
</tr>
</tbody>
</table>
2.3 Write data channel signals

Table 2-3 lists the AXI write data channel signals.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>WID[3:0]</td>
<td>Master</td>
<td>Write ID tag. This signal is the ID tag of the write data transfer. The WID value must match the AWID value of the write transaction.</td>
</tr>
<tr>
<td>WDATA[31:0]</td>
<td>Master</td>
<td>Write data. The write data bus can be 8, 16, 32, 64, 128, 256, 512, or 1024 bits wide.</td>
</tr>
<tr>
<td>WSTRB[3:0]</td>
<td>Master</td>
<td>Write strobes. This signal indicates which byte lanes to update in memory. There is one write strobe for each eight bits of the write data bus. Therefore, WSTRB[n] corresponds to WDATA[(8 × n) + 7:(8 × n)].</td>
</tr>
<tr>
<td>WLAST</td>
<td>Master</td>
<td>Write last. This signal indicates the last transfer in a write burst.</td>
</tr>
<tr>
<td>WVALID</td>
<td>Master</td>
<td>Write valid. This signal indicates that valid write data and strobes are available: 1 = write data and strobes available 0 = write data and strobes not available.</td>
</tr>
<tr>
<td>WREADY</td>
<td>Slave</td>
<td>Write ready. This signal indicates that the slave can accept the write data: 1 = slave ready 0 = slave not ready.</td>
</tr>
</tbody>
</table>
## 2.4 Write response channel signals

Table 2-4 lists the AXI write response channel signals.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BID[3:0]</td>
<td>Slave</td>
<td>Response ID. The identification tag of the write response. The BID value must match the AWID value of the write transaction to which the slave is responding.</td>
</tr>
<tr>
<td>BRESP[1:0]</td>
<td>Slave</td>
<td>Write response. This signal indicates the status of the write transaction. The allowable responses are OKAY, EXOKAY, SLVERR, and DECERR.</td>
</tr>
<tr>
<td>BVALID</td>
<td>Slave</td>
<td>Write response valid. This signal indicates that a valid write response is available: 1 = write response available 0 = write response not available.</td>
</tr>
<tr>
<td>BREADY</td>
<td>Master</td>
<td>Response ready. This signal indicates that the master can accept the response information. 1 = master ready 0 = master not ready.</td>
</tr>
</tbody>
</table>
2.5 Read address channel signals

Table 2-2 on page 2-3 lists the AXI read address channel signals.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARID[3:0]</td>
<td>Master</td>
<td>Read address ID. This signal is the identification tag for the read address group of signals.</td>
</tr>
<tr>
<td>ARADDR[31:0]</td>
<td>Master</td>
<td>Read address. The read address bus gives the initial address of a read burst transaction. Only the start address of the burst is provided and the control signals that are issued alongside the address detail how the address is calculated for the remaining transfers in the burst.</td>
</tr>
<tr>
<td>ARLEN[3:0]</td>
<td>Master</td>
<td>Burst length. The burst length gives the exact number of transfers in a burst. This information determines the number of data transfers associated with the address. See Table 4-1 on page 4-3.</td>
</tr>
<tr>
<td>ARSIZE[2:0]</td>
<td>Master</td>
<td>Burst size. This signal indicates the size of each transfer in the burst. See Table 4-2 on page 4-4.</td>
</tr>
<tr>
<td>ARBURST[1:0]</td>
<td>Master</td>
<td>Burst type. The burst type, coupled with the size information, details how the address for each transfer within the burst is calculated. See Table 4-3 on page 4-5.</td>
</tr>
<tr>
<td>ARLock[1:0]</td>
<td>Master</td>
<td>Lock type. This signal provides additional information about the atomic characteristics of the transfer. See Table 6-1 on page 6-2.</td>
</tr>
<tr>
<td>ARCACHE[3:0]</td>
<td>Master</td>
<td>Cache type. This signal provides additional information about the cacheable characteristics of the transfer. See Table 5-1 on page 5-3.</td>
</tr>
<tr>
<td>ARPROT[2:0]</td>
<td>Master</td>
<td>Protection type. This signal provides protection unit information for the transaction. See Protection unit support on page 5-4.</td>
</tr>
<tr>
<td>ARVALID</td>
<td>Master</td>
<td>Read address valid. This signal indicates, when HIGH, that the read address and control information is valid and will remain stable until the address acknowledge signal, ARREADY, is high. 1 = address and control information valid 0 = address and control information not valid.</td>
</tr>
<tr>
<td>ARREADY</td>
<td>Slave</td>
<td>Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals: 1 = slave ready 0 = slave not ready.</td>
</tr>
</tbody>
</table>
2.6 Read data channel signals

Table 2-6 lists the AXI read data channel signals.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RID[3:0]</td>
<td>Slave</td>
<td>Read ID tag. This signal is the ID tag of the read data group of signals.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The RID value is generated by the slave and must match the ARID value of</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the read transaction to which it is responding.</td>
</tr>
<tr>
<td>RDATA[31:0]</td>
<td>Slave</td>
<td>Read data. The read data bus can be 8, 16, 32, 64, 128, 256, 512, or 1024</td>
</tr>
<tr>
<td></td>
<td></td>
<td>bits wide.</td>
</tr>
<tr>
<td>RRESP[1:0]</td>
<td>Slave</td>
<td>Read response. This signal indicates the status of the read transfer. The</td>
</tr>
<tr>
<td></td>
<td></td>
<td>allowable responses are OKAY, EXOKAY, SLVERR, and DECERR.</td>
</tr>
<tr>
<td>RLAST</td>
<td>Slave</td>
<td>Read last. This signal indicates the last transfer in a read burst.</td>
</tr>
<tr>
<td>RVALID</td>
<td>Slave</td>
<td>Read valid. This signal indicates that the required read data is available</td>
</tr>
<tr>
<td></td>
<td></td>
<td>and the read transfer can complete: 1 = read data available 0 = read data</td>
</tr>
<tr>
<td></td>
<td></td>
<td>not available.</td>
</tr>
<tr>
<td>RREADY</td>
<td>Master</td>
<td>Read ready. This signal indicates that the master can accept the read data</td>
</tr>
<tr>
<td></td>
<td></td>
<td>and response information: 1 = master ready 0 = master not ready.</td>
</tr>
</tbody>
</table>
2.7 Low-power interface signals

Table 2-7 lists the signals of the optional low-power interface.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSYSREQ</td>
<td>Clock controller</td>
<td>System low-power request. This signal is a request from the system clock controller for the peripheral to enter a low-power state.</td>
</tr>
<tr>
<td>CSYSACK</td>
<td>Peripheral device</td>
<td>Low-power request acknowledgement. This signal is the acknowledgement from a peripheral of a system low-power request.</td>
</tr>
<tr>
<td>CACTIVE</td>
<td>Peripheral device</td>
<td>Clock active. This signal indicates that the peripheral requires its clock signal: 1 = peripheral clock required 0 = peripheral clock not required.</td>
</tr>
</tbody>
</table>
Chapter 3
Channel Handshake

This chapter describes the master/slave handshake process and outlines the relationships and default values of the READY and VALID handshake signals. It contains the following sections:

- Handshake process on page 3-2
- Relationships between the channels on page 3-5
- Dependencies between channel handshake signals on page 3-6.
3.1 Handshake process

All five channels use the same VALID/READY handshake to transfer data and control information. This two-way flow control mechanism enables both the master and slave to control the rate at which the data and control information moves. The source generates the VALID signal to indicate when the data or control information is available. The destination generates the READY signal to indicate that it accepts the data or control information. Transfer occurs only when both the VALID and READY signals are HIGH.

There must be no combinatorial paths between input and output signals on both master and slave interfaces.

Figure 3-1 to Figure 3-3 on page 3-3 show examples of the handshake sequence. In Figure 3-1, the source presents the data or control information and drives the VALID signal HIGH. The data or control information from the source remains stable until the destination drives the READY signal HIGH, indicating that it accepts the data or control information. The arrow shows when the transfer occurs.

![Figure 3-1 VALID before READY handshake](image)

It is not permitted to wait until READY is asserted before asserting VALID. Once VALID is asserted it must remain asserted until the handshake occurs.

In Figure 3-2, the destination drives READY HIGH before the data or control information is valid. This indicates that the destination can accept the data or control information in a single cycle as soon as it becomes valid. The arrow shows when the transfer occurs.

![Figure 3-2 READY before VALID handshake](image)

It is permitted to wait for VALID to be asserted before the corresponding READY is asserted. If READY is asserted, it is permitted to deassert READY before VALID is asserted.

In Figure 3-3 on page 3-3, both the source and destination happen to indicate in the same cycle that they can transfer the data or control information. In this case the transfer occurs immediately. The arrow shows when the transfer occurs.
The individual AXI protocol channel handshake mechanisms are described in:
- Write address channel
- Write data channel
- Write response channel
- Read address channel on page 3-4
- Read data channel on page 3-4.

3.1.1 Write address channel

The master can assert the AWVALID signal only when it drives valid address and control information. It must remain asserted until the slave accepts the address and control information and asserts the associated AWREADY signal.

The default value of AWREADY can be either HIGH or LOW. The recommended default value is HIGH, although if AWREADY is HIGH then the slave must be able to accept any valid address that is presented to it.

A default AWREADY value of LOW is possible but not recommended, because it implies that the transfer takes at least two cycles, one to assert AWVALID and another to assert AWREADY.

3.1.2 Write data channel

During a write burst, the master can assert the WVALID signal only when it drives valid write data. WVALID must remain asserted until the slave accepts the write data and asserts the WREADY signal.

The default value of WREADY can be HIGH, but only if the slave can always accept write data in a single cycle.

The master must assert the WLAST signal when it drives the final write transfer in the burst.

When WVALID is LOW, the WSTRB[3:0] signals can take any value, although it is recommended that they are either driven LOW or held at their previous value.

3.1.3 Write response channel

The slave can assert the BVALID signal only when it drives a valid write response. BVALID must remain asserted until the master accepts the write response and asserts BREADY.

The default value of BREADY can be HIGH, but only if the master can always accept a write response in a single cycle.
### 3.1.4 Read address channel

The master can assert the **ARVALID** signal only when it drives valid address and control information. It must remain asserted until the slave accepts the address and control information and asserts the associated **ARREADY** signal.

The default value of **ARREADY** can be either HIGH or LOW. The recommended default value is HIGH, although if **ARREADY** is HIGH then the slave must be able to accept any valid address that is presented to it.

A default **ARREADY** value of LOW is possible but not recommended, because it implies that the transfer takes at least two cycles, one to assert **ARVALID** and another to assert **ARREADY**.

### 3.1.5 Read data channel

The slave can assert the **RVALID** signal only when it drives valid read data. **RVALID** must remain asserted until the master accepts the data and asserts the **RREADY** signal. Even if a slave has only one source of read data, it must assert the **RVALID** signal only in response to a request for the data.

The master interface uses the **RREADY** signal to indicate that it accepts the data. The default value of **RREADY** can be HIGH, but only if the master is able to accept read data immediately, whenever it performs a read transaction.

The slave must assert the **RLAST** signal when it drives the final read transfer in the burst.
3.2 Relationships between the channels

The relationship between the address, read, write, and write response channels is flexible.

For example, the write data can appear at an interface before the write address that relates to it. This can occur when the write address channel contains more register stages than the write data channel. It is also possible for the write data to appear in the same cycle as the address.

When the interconnect must determine the destination address space or slave space, it must realign the address and write data. This is required to assure that the write data is signaled as valid only to the slave for which it is destined.

Two relationships that must be maintained are:

• read data must always follow the address to which the data relates
• a write response must always follow the last write transfer in the write transaction to which the write response relates.
3.3 Dependencies between channel handshake signals

To prevent a deadlock situation, you must observe the dependencies that exist between the handshake signals.

In any transaction:

- the VALID signal of one AXI component must not be dependent on the READY signal of the other component in the transaction
- the READY signal can wait for assertion of the VALID signal.

Note

While it is acceptable to wait for VALID to be asserted before asserting READY, it is also acceptable to assert READY by default prior to the assertion of VALID and this can result in a more efficient design.

Figure 3-4 and Figure 3-5 show the handshake signal dependencies. The single-headed arrows point to signals that can be asserted before or after the previous signal is asserted. Double-headed arrows point to signals that must be asserted only after assertion of the previous signal.

Figure 3-4 shows that, in a read transaction:

- the slave can wait for ARVALID to be asserted before it asserts ARREADY
- the slave must wait for both ARVALID and ARREADY to be asserted before it starts to return read data by asserting RVALID.

Figure 3-5 shows that, in a write transaction:

- the master must not wait for the slave to assert AWREADY or WREADY before asserting AWVALID or WVALID
- the slave can wait for AWVALID or WVALID, or both, before asserting AWREADY
- the slave can wait for AWVALID or WVALID, or both, before asserting WREADY
- the slave must wait for both WVALID and WREADY to be asserted before asserting BVALID.
Note

It is important that during a write transaction, a master must not wait for `AWREADY` to be asserted before driving `WVALID`. This could cause a deadlock condition if the slave is conversely waiting for `WVALID` before asserting `AWREADY`. 
Chapter 4
Addressing Options

This chapter describes AXI burst types and how to calculate addresses and byte lanes for transfers within a burst. It contains the following sections:

• About addressing options on page 4-2
• Burst length on page 4-3
• Burst size on page 4-4
• Burst type on page 4-5
• Burst address on page 4-7.
4.1 About addressing options

The AXI protocol is burst-based, and the master begins each burst by driving transfer control information and the address of the first byte in the transfer. As the burst transaction progresses, it is the responsibility of the slave to calculate the addresses of subsequent transfers in the burst.

Bursts must not cross 4KB boundaries to prevent them from crossing boundaries between slaves and to limit the size of the address incremener required within slaves.
4.2 Burst length

The AWLEN or ARLEN signal specifies the number of data transfers that occur within each burst. As Table 4-1 shows, each burst can be 1-16 transfers long.

<table>
<thead>
<tr>
<th>ARLEN[3:0]</th>
<th>AWLEN[3:0]</th>
<th>Number of data transfers</th>
</tr>
</thead>
<tbody>
<tr>
<td>b0000</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>b0001</td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>b0010</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>b1101</td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>b1110</td>
<td></td>
<td>15</td>
</tr>
<tr>
<td>b1111</td>
<td></td>
<td>16</td>
</tr>
</tbody>
</table>

For wrapping bursts, the length of the burst must be 2, 4, 8, or 16 transfers.

Every transaction must have the number of transfers specified by ARLEN or AWLEN. No component can terminate a burst early to reduce the number of data transfers. During a write burst, the master can disable further writing by deasserting all the write strobes, but it must complete the remaining transfers in the burst. During a read burst, the master can discard further read data, but it must complete the remaining transfers in the burst.

Caution

Discarding read data that is not required can result in lost data when accessing a read-sensitive device such as a FIFO. A master must never access such a device using a burst length longer than required.
4.3 Burst size

Table 4-2 shows how the ARSIZE or AWSIZE signal specifies the maximum number of data bytes to transfer in each beat, or data transfer, within a burst.

Table 4-2 Burst size encoding

<table>
<thead>
<tr>
<th>ARSIZE[2:0]</th>
<th>Bytes in transfer</th>
</tr>
</thead>
<tbody>
<tr>
<td>b00</td>
<td>1</td>
</tr>
<tr>
<td>b001</td>
<td>2</td>
</tr>
<tr>
<td>b010</td>
<td>4</td>
</tr>
<tr>
<td>b011</td>
<td>8</td>
</tr>
<tr>
<td>b100</td>
<td>16</td>
</tr>
<tr>
<td>b101</td>
<td>32</td>
</tr>
<tr>
<td>b110</td>
<td>64</td>
</tr>
<tr>
<td>b111</td>
<td>128</td>
</tr>
</tbody>
</table>

The AXI determines from the transfer address which byte lanes of the data bus to use for each transfer.

For incrementing or wrapping bursts with transfer sizes narrower than the data bus, data transfers are on different byte lanes for each beat of the burst. The address of a fixed burst remains constant, and every transfer uses the same byte lanes.

The size of any transfer must not exceed the data bus width of the components in the transaction.
4.4 Burst type

The AXI protocol defines three burst types described in:

- *Fixed burst*
- *Incrementing burst*
- *Wrapping burst* on page 4-6.

Table 4-3 shows how the `ARBURST` or `AWBURST` signal selects the burst type.

<table>
<thead>
<tr>
<th><code>ARBURST[1:0]</code></th>
<th><code>AWBURST[1:0]</code></th>
<th>Burst type</th>
<th>Description</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>b00</td>
<td></td>
<td>FIXED</td>
<td>Fixed-address burst</td>
<td>FIFO-type</td>
</tr>
<tr>
<td>b01</td>
<td></td>
<td>INCR</td>
<td>Incrementing-address burst</td>
<td>Normal sequential memory</td>
</tr>
<tr>
<td>b10</td>
<td></td>
<td>WRAP</td>
<td>Incrementing-address burst that wraps to a lower address at the wrap boundary</td>
<td>Cache line</td>
</tr>
<tr>
<td>b11</td>
<td></td>
<td>Reserved</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

4.4.1 Fixed burst

In a fixed burst, the address remains the same for every transfer in the burst. This burst type is for repeated accesses to the same location such as when loading or emptying a peripheral FIFO.

4.4.2 Incrementing burst

In an incrementing burst, the address for each transfer in the burst is an increment of the previous transfer address. The increment value depends on the size of the transfer. For example, the address for each transfer in a burst with a size of four bytes is the previous address plus four.
4.4.3 Wrapping burst

A wrapping burst is similar to an incrementing burst, in that the address for each transfer in the burst is an increment of the previous transfer address. However, in a wrapping burst the address wraps around to a lower address when a wrap boundary is reached. The wrap boundary is the size of each transfer in the burst multiplied by the total number of transfers in the burst.

Two restrictions apply to wrapping bursts:

• the start address must be aligned to the size of the transfer
• the length of the burst must be 2, 4, 8, or 16.
4.5 Burst address

This section provides some simple formulas for determining the address and byte lanes of transfers within a burst. The formulas use the following variables:

- **Start_Address**  The start address issued by the master.
- **Number_Bytes**  The maximum number of bytes in each data transfer.
- **Data_Bus_Bytes**  The number of byte lanes in the data bus.
- **Aligned_Address**  The aligned version of the start address.
- **Burst_Length**  The total number of data transfers within a burst.
- **Address_N**  The address of transfer N within a burst. N is an integer from 2-16.
- **Wrap_Boundary**  The lowest address within a wrapping burst.
- **Lower_Body_Lane**  The byte lane of the lowest addressed byte of a transfer.
- **Upper_Body_Lane**  The byte lane of the highest addressed byte of a transfer.
- **INT(x)**  The rounded-down integer value of x.

Use these equations to determine addresses of transfers within a burst:

- **Start_Address = ADDR**
- **Number_Bytes = 2^{SIZE}**
- **Burst_Length = LEN + 1**
- **Aligned_Address = (INT(Start_Address / Number_Bytes)) x Number_Bytes.**

Use this equation to determine the address of the first transfer in a burst:

- **Address_1 = Start_Address.**

Use this equation to determine the address of any transfer after the first transfer in a burst:

- **Address_N = Aligned_Address + (N - 1) x Number_Bytes.**

For wrapping bursts, the **Wrap_Boundary** variable is used to account for the wrapping boundary:

- **Wrap_Boundary = (INT(Start_Address / (Number_Bytes x Burst_Length))) x (Number_Bytes x Burst_Length).**

If **Address_N = Wrap_Boundary + (Number_Bytes x Burst_Length),** use this equation:

- **Address_N = Wrap_Boundary.**

After the wrapping boundary, use this equation:

- **Address_N = Start_Address + ((N - 1) x Number_Bytes) - (Number_Bytes x Burst_Length).**

Use these equations to determine which byte lanes to use for the first transfer in a burst:

- **Lower_Body_Lane = Start_Address - (INT(Start_Address / Data_Bus_Bytes)) x Data_Bus_Bytes**
- **Upper_Body_Lane = Aligned_Address + (Number_Bytes - 1) - (INT(Start_Address / Data_Bus_Bytes)) x Data_Bus_Bytes.**

Use these equations to determine which byte lanes to use for all transfers after the first transfer in a burst:

- **Lower_Body_Lane = Address_N - (INT(Address_N / Data_Bus_Bytes)) x Data_Bus_Bytes**
- **Upper_Body_Lane = Lower_Body_Lane + Number_Bytes - 1.**
Data is transferred on:
• \( \text{DATA}\{8 \times \text{Upper}_\text{Byte}_\text{Lane}) + 7 : (8 \times \text{Lower}_\text{Byte}_\text{Lane})\}. \)
Chapter 5  
Additional Control Information

This chapter describes AXI protocol support for system-level caches and protection units. It contains the following sections:

- Cache support on page 5-2
- Protection unit support on page 5-4.
5.1 Cache support

Support for system level caches and other performance enhancing components is provided by
the use of the cache information signals, ARCACHE and AWCACHE. These signals provide
additional information about how the transaction can be processed.

The ARCACHE[3:0] or AWCACHE[3:0] signal supports system-level caches by providing
the bufferable, cacheable, and allocate attributes of the transaction:

**Bufferable (B) bit, ARCACHE[0] and AWCACHE[0]**

When this bit is HIGH, it means that the interconnect or any component can delay
the transaction reaching its final destination for an arbitrary number of cycles.
This is usually only relevant to writes.

**Cacheable (C) bit, ARCACHE[1] and AWCACHE[1]**

When this bit is HIGH, it means that the transaction at the final destination does
not have to match the characteristics of the original transaction.
For writes this means that a number of different writes can be merged together.
For reads this means that a location can be pre-fetched or can be fetched just once
for multiple read transactions.
To determine if a transaction should be cached this bit should be used in
conjunction with the **Read Allocate (RA)** and **Write Allocate (WA)** bits.

**Read Allocate (RA) bit, ARCACHE[2] and AWCACHE[2]**

When the RA bit is HIGH, it means that if the transfer is a read and it misses in
the cache then it should be allocated.
The RA bit must not be HIGH if the C bit is low.

**Write Allocate (WA) bit, ARCACHE[3] and AWCACHE[3]**

When the WA bit is HIGH, it means that if the transfer is a write and it misses in
the cache then it should be allocated.
The WA bit must not be HIGH if the C bit is low.
Table 5-1 shows the encoding of the \texttt{ARCACHE[3:0]} and \texttt{AWCACHE[3:0]} signals.

### Table 5-1 Cache encoding

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>WA RA C B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td></td>
<td>Noncacheable and nonbufferable</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td></td>
<td>Bufferable only</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td></td>
<td>Cacheable, but do not allocate</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td></td>
<td>Cacheable and bufferable, but do not allocate</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td></td>
<td>Cacheable write-through, allocate on reads only</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td></td>
<td>Cacheable write-back, allocate on reads only</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td></td>
<td>Cacheable write-through, allocate on writes only</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td></td>
<td>Cacheable write-back, allocate on writes only</td>
</tr>
<tr>
<td>1 1 0 0</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>1 1 0 1</td>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>1 1 1 0</td>
<td></td>
<td>Cacheable write-through, allocate on both reads and writes</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td></td>
<td>Cacheable write-back, allocate on both reads and writes</td>
</tr>
</tbody>
</table>

In the case of write transactions, the \texttt{AWCACHE} signal can be used to determine which component provides the write response. If a write transaction is indicated as bufferable then it is acceptable for a bridge or system level cache to provide the write response. If, however, the transaction is indicated as being Non-bufferable then the write response must be provided from the final destination of the transaction.

The AXI protocol does not determine the mechanism by which buffered or cached data reaches its destination. For example, a system-level cache might have a controller to manage cleaning, flushing, and invalidating cache entries. Another example is a bridge containing a write buffer, that might have control logic to drain the buffer if it receives a nonbufferable write with a matching transaction ID.
5.2 Protection unit support

To support complex system designs, it is often necessary for both the interconnect and other
devices in the system to provide protection against illegal transactions. The \texttt{AWPROT} or
\texttt{ARPROT} signal gives three levels of access protection:

**Normal or privileged, ARPROT[0] and AWPROT[0]**

- LOW indicates a normal access
- HIGH indicates a privileged access.

This is used by some masters to indicate their processing mode. A privileged
processing mode typically has a greater level of access within a system.

**Secure or non-secure, ARPROT[1] and AWPROT[1]**

- LOW indicates a secure access
- HIGH indicates a non-secure access.

This is used in systems where a greater degree of differentiation between
processing modes is required.

| Note | This bit is configured so that when it is HIGH then the transaction is considered
non-secure and when LOW, the transaction is considered as secure. |

**Instruction or data, ARPROT[2] and AWPROT[2]**

- LOW indicates a data access
- HIGH indicates an instruction access.

This bit gives an indication if the transaction is an instruction or a data access.

| Note | This indication is provided as a hint and is not accurate in all cases. For example,
where a transaction contains a mix of instruction and data items. It is
recommended that, by default, an access is marked as a data access unless it is
specifically known to be an instruction access. |

Table 5-2 summarizes the encoding of the ARPROT[2:0] and AWPROT[2:0] signals.

<table>
<thead>
<tr>
<th>Table 5-2 Protection encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARPROT[2:0]</td>
</tr>
<tr>
<td>AWPROT[2:0]</td>
</tr>
<tr>
<td>[0]</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>[1]</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>[2]</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>
Chapter 6
Atomic Accesses

This chapter describes how the AXI protocol implements exclusive access and locked access mechanisms. It contains the following sections:

• About atomic accesses on page 6-2
• Exclusive access on page 6-3
• Locked access on page 6-6.
6.1 About atomic accesses

To enable the implementation of atomic access primitives, the ARLOCK[1:0] or AWLOCK[1:0] signal provides exclusive access and locked access. Table 6-1 shows the encoding of the ARLOCK[1:0] and AWLOCK[1:0] signals.

Table 6-1 Atomic access encoding

<table>
<thead>
<tr>
<th>ARLOCK[1:0]</th>
<th>AWLOCK[1:0]</th>
<th>Access type</th>
</tr>
</thead>
<tbody>
<tr>
<td>b00</td>
<td></td>
<td>Normal access</td>
</tr>
<tr>
<td>b01</td>
<td></td>
<td>Exclusive access</td>
</tr>
<tr>
<td>b10</td>
<td></td>
<td>Locked access</td>
</tr>
<tr>
<td>b11</td>
<td></td>
<td>Reserved</td>
</tr>
</tbody>
</table>
6.2 Exclusive access

The exclusive access mechanism enables the implementation of semaphore type operations without requiring the bus to remain locked to a particular master for the duration of the operation. The advantage of exclusive access is that semaphore type operations do not impact either the critical bus access latency or the maximum achievable bandwidth.

The ARLOCK[1:0] or AWLOCK[1:0] signal selects exclusive access, and the RRESP[1:0] or BRESP[1:0] signal (see Table 7-1 on page 7-2) indicates the success or failure of the exclusive access.

The slave must have additional logic to support exclusive access. The AXI protocol provides a fail-safe mechanism to indicate when a master attempts an exclusive access to a slave that does not support it.

6.2.1 Exclusive access process

The basic process for an exclusive access is:

1. A master performs an exclusive read from an address location.
2. At some later time, the master attempts to complete the exclusive operation by performing an exclusive write to the same address location.
3. The exclusive write access of the master is signalled as:
   - Successful if no other master has written to that location between the read and write accesses.
   - Failed if another master has written to that location between the read and write accesses. In this case the address location is not updated.

   Note
   A master might not complete the write portion of an exclusive operation. The exclusive access monitoring hardware must monitor only one address per transaction ID. Therefore, if a master does not complete the write portion of an exclusive operation, a subsequent exclusive read changes the address that is being monitored for exclusivity.

6.2.2 Exclusive access from the perspective of the master

A master starts an exclusive operation by performing an exclusive read. This usually returns the EXOKAY response from the slave, indicating that the slave recorded the address to be monitored.

Note
If the master attempts an exclusive read from a slave that does not support exclusive accesses, the slave returns the OKAY response instead of the EXOKAY response. The master can treat this as an error condition indicating that the exclusive access is not supported. It is recommended that the master not perform the write portion of this exclusive operation.

Note
At some time after the exclusive read, the master tries an exclusive write to the same location. If the location has not changed since the exclusive read, the exclusive write operation succeeds. The slave returns the EXOKAY response, and the exclusive write updates the memory location.

If the address location has changed since the exclusive read, the exclusive write attempt fails, and the slave returns the OKAY response instead of the EXOKAY response. The exclusive write attempt does not update the memory location.
A master might not complete the write portion of an exclusive operation. If this happens, the slave continues to monitor the address for exclusivity until another exclusive read initiates a new exclusive access.

A master must not commence the write portion of an exclusive access until the read portion is complete.

### 6.2.3 Exclusive access from the perspective of the slave

A slave that is not capable of supporting exclusive accesses can ignore the ARLOCK[1:0] and AWLOCK[1:0] signals. It must provide an OKAY response for both normal and exclusive accesses.

A slave that supports exclusive access must have monitor hardware. It is recommended that such a slave has a monitor unit for each exclusive-capable master ID that can access it. A single-ported slave can have a standard exclusive access monitor external to the slave, but multiported slaves might require internal monitoring.

The exclusive access monitor records the address and ARID value of any exclusive read operation. Then it monitors that location until either a write occurs to that location or until another exclusive read with the same ARID value resets the monitor to a different address.

When an exclusive write occurs with a given AWID value then the monitor checks to see if that address is being monitored for exclusivity. If it is, then this implies that no write has occurred to that location, and the exclusive write proceeds, completing the exclusive access. The slave returns the EXOKAY response to the master.

If the address is no longer being monitored at the time of an exclusive write, this implies one of the following:

- the location has been updated since the exclusive read
- the monitor has been reset to another location.

In both cases the exclusive write must not update the address location, and the slave must return the OKAY response instead of the EXOKAY response.

### 6.2.4 Exclusive access restrictions

The following restrictions apply to exclusive accesses:

- The size and length of an exclusive write with a given ID must be the same as the size and length of the preceding exclusive read with the same ID.
- The address of an exclusive access must be aligned to the total number of bytes in the transaction.
- The address for the exclusive read and the exclusive write must be identical.
- The ARID field of the read portion of the exclusive access must match the AWID of the write portion.
- The control signals for the read and write portions of the exclusive access must be identical.
- The number of bytes to be transferred in an exclusive access burst must be a power of 2, that is, 1, 2, 4, 8, 16, 32, 64, or 128 bytes.
- The maximum number of bytes that can be transferred in an exclusive burst is 128.
• The value of the ARCACHE[3:0] or AWCACHE[3:0] signals must guarantee that the slave that is monitoring the exclusive access sees the transaction. For example, an exclusive access being monitored by a slave must not have an ARCACHE[3:0] or AWCACHE[3:0] value that indicates that the transaction is cacheable.

Failure to observe these restrictions causes Unpredictable behavior.

The minimum number of bytes to be monitored during an exclusive operation is defined by the length and size of the transaction. It is acceptable to monitor a larger number of bytes, up to 128 which is the maximum of an exclusive access. However, this might result in occasions when the exclusive access is actually successful but is indicated as failing because a neighboring byte was updated.

### 6.2.5 Slaves that do not support exclusive access

The response signals, BRESP[1:0] and RRESP[1:0], include an OKAY response for successful normal accesses and an EXOKAY response for successful exclusive accesses. This means that a slave that does not support exclusive accesses can provide an OKAY response to indicate the failure of an exclusive access.

--- Note

An exclusive write to a slave that does not support exclusive access always updates the memory location.

An exclusive write to a slave that supports exclusive access updates the memory location only if the exclusive write is successful.
6.3 Locked access

When the ARLOCK[1:0] or AWLOCK[1:0] signals for a transaction show that it is a locked transfer then the interconnect must ensure that only that master is allowed access to the slave region until an unlocked transfer from the same master completes. The arbiter within the interconnect is used to enforce this restriction.

When a master starts a locked sequence of either read or write transactions it must ensure that it has no other outstanding transactions waiting to complete.

Any transaction with ARLOCK[1:0] or AWLOCK[1:0] set to indicate a locked sequence forces the interconnect to lock the following transaction. Therefore, a locked sequence must always complete with a final transaction that does not have ARLOCK[1:0] or AWLOCK[1:0] set to indicate a locked access. This final transaction is included in the locked sequence and effectively removes the lock.

When completing a locked sequence a master must ensure that all previous locked transactions are complete before issuing the final unlocking transaction. It must then ensure that the final unlocking transaction has fully completed before any further transactions are commenced.

The master must ensure that all transactions within a locked sequence have the same ARID or AWID value.

Note

Locked accesses require that the interconnect prevents any other transactions occurring while the locked sequence is in progress and can therefore have an impact on the interconnect performance. It is recommended that locked accesses are only used to support legacy devices.

The following restrictions are recommended but not mandatory:

- keep all locked transaction sequences within the same 4KB address region
- limit locked transaction sequences to two transactions.
This chapter describes the four slave responses in AXI read and write transactions. It contains the following sections:

- *About response signaling* on page 7-2
- *Response types* on page 7-3.
7.1 About response signaling

The AXI protocol allows response signaling for both read and write transactions. For read transactions the response information from the slave is passed alongside the read data itself, however for writes the response information is conveyed along the write response channel.

The AXI protocol responses are:
- OKAY
- EXOKAY
- SLVERR
- DECERR.

Table 7-1 shows the encoding of the \texttt{RRESP[1:0]} and \texttt{BRESP[1:0]} signals.

<table>
<thead>
<tr>
<th>RRESP[1:0]</th>
<th>Response</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>b00</td>
<td>OKAY</td>
<td>Normal access okay indicates if a normal access has been successful. Can also indicate an exclusive access failure.</td>
</tr>
<tr>
<td>b01</td>
<td>EXOKAY</td>
<td>Exclusive access okay indicates that either the read or write portion of an exclusive access has been successful.</td>
</tr>
<tr>
<td>b10</td>
<td>SLVERR</td>
<td>Slave error is used when the access has reached the slave successfully, but the slave wishes to return an error condition to the originating master.</td>
</tr>
<tr>
<td>b11</td>
<td>DECERR</td>
<td>Decode error is generated typically by an interconnect component to indicate that there is no slave at the transaction address.</td>
</tr>
</tbody>
</table>

For a write transaction, there is just one response given for the entire burst and not for each data transfer within the burst.

In a read transaction, the slave can give different responses for different transfers within a burst. In a burst of 16 read transfers, for example, the slave might return an OKAY response for 15 of the transfers and a SLVERR response for one of the transfers.

The protocol defines that the required number of data transfers must be performed, even if an error is reported. For example, if a read of 8 transfers is requested from a slave but the slave has an error condition then the slave must perform 8 data transfers, each with an error response. The remainder of the burst is not cancelled if the slave gives a single error response.

This protocol places restrictions on masters that can issue multiple outstanding addresses and that must also support precise error signaling. Such masters must be able to handle an error response for an earlier transfer while later transfers are already underway.
7.2 Response types

This section describes the four AXI protocol response types:
• Normal access success
• Exclusive access
• Slave error
• Decode error.

7.2.1 Normal access success

The OKAY response indicates:
• the success of a normal access
• the failure of an exclusive access
• an exclusive access to a slave that does not support exclusive access.

OKAY is the response for most transactions.

7.2.2 Exclusive access

The EXOKAY response indicates the success of an exclusive access. Chapter 6 Atomic Accesses describes this response.

7.2.3 Slave error

The SLVERR response indicates an unsuccessful transaction. Examples of slave error conditions are:
• FIFO/buffer overrun or underrun condition
• unsupported transfer size attempted
• write access attempted to read-only location
• timeout condition in the slave
• access attempted to an address where no registers are present
• access attempted to a disabled or powered-down function.

To simplify system monitoring and debugging, it is recommended that error responses are used only for error conditions and not for signaling normal, expected events.

7.2.4 Decode error

In a system without a fully-decoded address map, there can be addresses at which there are no slaves to respond to a transaction. In such a system, the interconnect must provide a suitable error response to flag the access as illegal and also to prevent the system from locking up by trying to access a nonexistent slave.

When the interconnect cannot successfully decode a slave access, it effectively routes the access to a default slave, and the default slave returns the DECERR response.

An implementation option is to have the default slave also record the details of decode errors for later determination of how the errors occurred. In this way, the default slave can significantly simplify the debugging process.

The AXI protocol requires that all data transfers for a transaction are completed, even if an error condition occurs. Therefore any component giving a DECERR response must meet this requirement.
Chapter 8
Ordering Model

This chapter describes how the AXI protocol uses transaction ID tags to enable the issuing of multiple outstanding addresses and out-of-order transaction processing. It contains the following sections:

• About the Ordering model on page 8-2
• Transfer ID fields on page 8-3
• Read ordering on page 8-4
• Normal write ordering on page 8-5
• Write data interleaving on page 8-6
• Read and write interaction on page 8-7
• Interconnect use of ID fields on page 8-8
• Recommended width of ID fields on page 8-9.
8.1 About the Ordering model

The AXI protocol enables out-of-order transaction completion and the issuing of multiple outstanding addresses. These features enable the implementation of a high-performance interconnect, maximizing data throughput and system efficiency.

The ID signals support out-of-order transactions by enabling each port to act as multiple ordered ports. All transactions with a given ID must be ordered, but there is no restriction on the ordering of transactions with different IDs. The five transaction IDs are:

- **AWID**: The ID tag for the write address group of signals.
- **WID**: The write ID tag for a write transaction. Along with the write data, the master transfers a WID to match the AWID of the corresponding address.
- **BID**: The ID tag for the write response. The slave transfers a BID to match the AWID and WID of the transaction to which it is responding.
- **ARID**: The ID tag for the read address group of signals.
- **RID**: The read ID tag for a read transaction. The slave transfers an RID to match the ARID of the transaction to which it is responding.

--- Note

There is no requirement for slaves and masters to use these advanced features. Simple masters and slaves can process one transaction at a time in the order they are issued.

---

The ability to issue multiple outstanding addresses means that masters can issue transaction addresses without waiting for earlier transactions to complete. This feature can improve system performance because it enables parallel processing of transactions.

The ability to complete transactions out of order means that transactions to faster memory regions can complete without waiting for earlier transactions to slower memory regions. This feature can also improve system performance because it reduces the effect of transaction latency.

--- Note

The reordering of transactions is always with respect to other transactions. There is no facility for the reordering of data transfers within a burst. The address and control signals that define the burst control the order of transfers within the burst.
8.2 Transfer ID fields

The AXI protocol provides an ID field to enable a master to issue a number of separate transactions, each of which must be returned in order.

A master can use the ARID or AWID field of a transaction to provide additional information about the ordering requirements of the master. The rules governing the ordering of transactions are as follows:

- Transactions from different masters have no ordering restrictions. They can complete in any order.
- Transactions from the same master, but with different ID values, have no ordering restrictions. They can complete in any order.
- The data for a sequence of write transactions with the same AWID value must complete in the same order that the master issued the addresses in.
- The data for a sequence of read transactions with the same ARID value must be returned in order that:
  - when reads with the same ARID are from the same slave then the slave must ensure that the read data returns in the same order that the addresses are received.
  - when reads with the same ARID are from different slaves, the interconnect must ensure that the read data returns in the same order that the master issued the addresses in.
- There are no ordering restrictions between read and write transactions with the same AWID and ARID. If a master requires an ordering restriction then it must ensure that the first transaction is fully completed before the second transaction is issued.
8.3 Read ordering

At a master interface, read data from read transactions with the same ARID value must arrive in the same order in which the master issued the addresses. Data from read transactions with different ARID values can return in any order and it is also acceptable to interleave the read data of transactions with different ARID fields.

A slave must return read data from a sequence of read transactions with the same ARID value in the same order in which it received the addresses. In a sequence of read transactions with different ARID values, the slave can return the read data in a different order than that in which the transactions arrived.

The slave must ensure that the RID value of any returned read data matches the ARID value of the address to which it is responding.

The interconnect must ensure that a sequence of read transactions with the same ARID value from different slaves complete in order.

The read data reordering depth is the number of addresses pending in the slave that can be reordered. A slave that processes all transactions in order has a read data reordering depth of one. The read data reordering depth is a static value that must be specified by the designer of the slave.
8.4 Normal write ordering

If a slave does not support write data interleaving (see Write data interleaving on page 8-6), the master must issue the data of write transactions in the same order in which it issues the transaction addresses.

Most slave designs do not support write data interleaving and consequently these types of slave design must receive write data in the same order that they receive the addresses. If the interconnect combines write transactions from different masters to one slave, it must ensure that it combines the write data in address order.

These restrictions apply even if the write transactions have different AWID values.
8.5 Write data interleaving

Write data interleaving enables a slave interface to accept interleaved write data with different AWID values. The slave declares a write data interleaving depth that indicates if the interface can accept interleaved write data from sources with different AWID values. The write data interleaving depth is statically configured. By default, the write data interleaving depth of any interface is one.

Note: It is not permitted to interleave the write data of different transactions that have the same AWID.

The write data interleaving depth is the number of different addresses that are currently pending in the slave interface for which write data can be supplied. For example, a slave with a write data interleaving depth of two that has four different addresses, all with different AWID values, pending can accept data for either of the first two pending addresses.

The order in which a slave receives the first data item of each transaction must be the same as the order in which it receives the addresses for the transactions.

Write data interleaving can prevent stalling when the interconnect combines multiple streams of write data destined for the same slave. The interconnect might combine one write data stream from a slow source and another write data stream from a fast source. By interleaving the two write data streams, the interconnect can improve system performance.

Note: If two write transactions with different AWID values access the same or overlapping address locations then the processing order is not defined. A higher-level protocol must ensure the correct order of transaction processing.

A master interface that is capable of generating write data with only one AWID value generates all write data in the same order in which it issues the addresses. However, a master interface can interleave write data with different WID values if the slave interface has a write data interleaving depth greater than one.

For most masters that can internally control the generation of the write data, write data interleaving is not necessary. Such a master can generate the write data in the same order in which it generates the addresses. However, a master interface that is passing write data from multiple sources with different speeds can interleave the sources to make maximum use of the interconnect.

To avoid a deadlock situation, a slave interface must have a write interleaving depth greater than one only if it can continuously accept interleaved write data. The slave interface must never stall the acceptance of write data in an attempt to change the order of the write data.
8.6 Read and write interaction

There are no ordering restrictions between read and write transactions and they are allowed to complete in any order.

If a master requires a given relationship between read and write transaction then it must ensure that the earlier transaction is complete before issuing the later transaction. In the case of reads the earlier transaction can be considered complete when the last read data is returned to the master. In the case of writes the transaction can only be considered complete when the write response is received by the master, it is not acceptable to consider the write transaction complete when all the write data is sent.

For address regions occupied by peripherals this typically means waiting for earlier transactions to complete when switching between read and write transactions that require an ordering restriction.

For memory regions, it is possible for a master to implement an address check against outstanding transactions, to determine if a new transaction could be to the same, or overlapping, address region. If the transactions do not overlap then the new transaction can commence without waiting for earlier transactions to complete.
8.7 Interconnect use of ID fields

When a master interface is connected to an interconnect, the interconnect appends additional bits to the ARID, AWID and WID fields that are unique to that master port. This has two effects:

• masters do not have to know what ID values are used by other masters, because the interconnect makes the ID values unique when it appends the master number to the field
• the width of the ID field at a slave interface is wider than the ID field at a master interface.

For read data, the interconnect uses the additional bits of the RID field to determine which master port the read data is destined for. The interconnect removes these bits of the RID field before passing the RID value to the correct master port.
8.8 Recommended width of ID fields

To take advantage of the AXI out-of-order transaction capability, use the following recommendations:

- implement a transaction ID up to four bits in master components
- implement up to four additional bits of transaction ID for master port numbers in the interconnect
- implement eight bits of ID support in slave components.

Note

For masters that support only a single ordered interface, it is acceptable to tie the ID outputs to a constant value, such as 0.

For slaves that do not make use of the ordering information and simply process all transactions in order, it is possible to use a standard off-the-shelf module to add the ID functionality to the slave, therefore making it possible to design the base functionality of the slave without the ID signaling present.
Chapter 9
Data Buses

This chapter describes transfers of varying sizes on the AXI read and write data buses and how the interface uses byte-invariant endianness to handle mixed-endian transfers. It contains the following sections:

- *About the data buses* on page 9-2
- *Write strobes* on page 9-3
- *Narrow transfers* on page 9-4
- *Byte invariance* on page 9-5.
9.1 About the data buses

The AXI protocol has two independent data buses, one for read data and one for write data. Because these data buses have their own individual handshake signals, it is possible for data transfers to occur on both buses at the same time.

Every transfer generated by a master must be the same width as or narrower than the data bus for the transfer.
9.2 Write strobes

The write strobe signals, WSTRB, enable sparse data transfer on the write data bus. Each write strobe signal corresponds to one byte of the write data bus. When asserted, a write strobe indicates that the corresponding byte lane of the data bus contains valid information to be updated in memory.

There is one write strobe for each eight bits of the write data bus, so WSTRB[n] corresponds to WDATA[(8 × n) + 7: (8 × n)]. Figure 9-1 shows this relationship on a 64-bit data bus.

| 63 | 56 | 48 | 47 | 40 | 39 | 32 | 31 | 24 | 23 | 16 | 15 | 8 | 7 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|   |   |    |
| 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |

Figure 9-1 Byte lane mapping

A master must ensure that the write strobes are asserted only for byte lanes that can contain valid data as determined by the control information for the transaction.
9.3 Narrow transfers

When a master generates a transfer that is narrower than its data bus, the address and control information determine which byte lanes the transfer uses. In incrementing or wrapping bursts, different byte lanes transfer the data on each beat of the burst. In a fixed burst, the address remains constant, and the byte lanes that can be used also remain constant.

Figure 9-2 and Figure 9-3 give two examples of byte lanes use.

In Figure 9-2:
- the burst has five transfers
- the starting address is 0
- each transfer is eight bits
- the transfers are on a 32-bit bus.

| Byte lane used | DATA[7:0]   | 1st transfer |
|                | DATA[15:8]  | 2nd transfer |
|                | DATA[23:16] | 3rd transfer |
|                | DATA[31:24] | 4th transfer |
|                | DATA[7:0]   | 5th transfer |

**Figure 9-2 Narrow transfer example with 8-bit transfers**

In Figure 9-3:
- the burst has three transfers
- the starting address is 4
- each transfer is 32 bits
- the transfers are on a 64-bit bus.

| Byte lane used | DATA[63:32]   | 1st transfer |
|                | DATA[31:0]    | 2nd transfer |
|                | DATA[63:32]   | 3rd transfer |

**Figure 9-3 Narrow transfer example with 32-bit transfers**
9.4 **Byte invariance**

To access mixed-endian data structures that reside in the same memory space, the AXI protocol uses a byte-invariant endian scheme.

Byte-invariant endianness means that a byte transfer to a given address passes the eight bits of data on the same data bus wires to the same address location.

Components that have only one transfer width must have their byte lanes connected to the appropriate byte lanes of the data bus. Components that support multiple transfer widths might require a more complex interface to convert an interface that is not naturally byte-invariant.

Most little-endian components can connect directly to a byte-invariant interface. Components that support only big-endian transfers require a conversion function for byte-invariant operation.

Figure 9-4 is an example of a data structure requiring byte-invariant access. It is possible that the header information, such as the source and destination identifiers, is in little-endian format, but the payload is a big-endian byte stream.

![Figure 9-4 Example mixed-endian data structure](image)

Byte invariance ensures that little-endian access to parts of the header information does not corrupt other big-endian data within the structure.
Chapter 10
Unaligned Transfers

This chapter describes how the AXI protocol handles unaligned transfers. It contains the following sections:

- About unaligned transfers on page 10-2
- Examples on page 10-3.
10.1 About unaligned transfers

The AXI protocol uses burst-based addressing, which means that each transaction consists of a number of data transfers. Typically, each data transfer is aligned to the size of the transfer. For example, a 32-bit wide transfer is usually aligned to four-byte boundaries. However, there are times when it is desirable to begin a burst at an unaligned address.

For any burst that is made up of data transfers wider than one byte, it is possible that the first bytes that have to be accessed do not align with the natural data width boundary. For example, a 32-bit (four-byte) data packet that starts at a byte address of 0x1002 is not aligned to a 32-bit boundary.

The AXI protocol enables a master to use the low-order address lines to signal an unaligned start address for a burst. The information on the low-order address lines must be consistent with the information contained on the byte lane strobes.

--- Note ---

The AXI protocol does not require the slave to take special action based on any alignment information from the master.

---

The master can also simply provide an aligned address and, in a write transaction, rely on the byte lane strobes to provide the information about which byte lanes the data is using.
10.2 Examples

Figure 10-1, Figure 10-2 on page 10-4, and Figure 10-3 on page 10-4 show examples of aligned and unaligned transfers on buses with different widths. Each row in the figures represents a transfer. The shaded cells indicate bytes that are not transferred, based on the address and control information.

![Figure 10-1 Aligned and unaligned word transfers on a 32-bit bus](image)

Figure 10-2 on page 10-4 shows three bursts of 32-bit transfers on a 64-bit bus.
Figure 10-2 shows a wrapping burst of 32-bit transfers on a 64-bit bus.

**Figure 10-2 Aligned and unaligned word transfers on a 64-bit bus**

Figure 10-3 shows a wrapping burst of 32-bit transfers on a 64-bit bus.

**Figure 10-3 Aligned wrapping word transfers on a 64-bit bus**
This chapter describes the timing of the AXI clock and reset signals. It contains the following section:

- *Clock and reset requirements* on page 11-2.
11.1 Clock and reset requirements

This section gives the requirements for implementing the ACLK and ARESETn signals.

11.1.1 Clock

Each AXI component uses a single clock signal, ACLK. All input signals are sampled on the rising edge of ACLK. All output signal changes must occur after the rising edge of ACLK.

There must be no combinatorial paths between input and output signals on both master and slave interfaces.

11.1.2 Reset

The AXI protocol includes a single active LOW reset signal, ARESETn. The reset signal can be asserted asynchronously, but deassertion must be synchronous after the rising edge of ACLK.

During reset the following interface requirements apply:
• a master interface must drive ARVALID, AWVALID, and WVALID LOW
• a slave interface must drive RVALID and BVALID LOW.

All other signals can be driven to any value.

A master interface must begin driving ARVALID, AWVALID, or WVALID HIGH only at a rising ACLK edge after ARESETn is HIGH. Figure 11-1 shows the first point after reset that ARVALID, AWVALID, or WVALID, can be driven HIGH.

![Figure 11-1 Exit from reset](image-url)
Chapter 12
Low-power Interface

This chapter describes the AXI protocol clock control interface during entry into and exit from a low-power state. It contains the following sections:
• About the low-power interface on page 12-2
• Low-power clock control on page 12-3.
12.1 About the low-power interface

The low-power interface is an optional extension to the data transfer protocol that targets two different classes of peripherals:

- Peripherals that require a power-down sequence, and that can have their clocks turned off only after they enter a low-power state. These peripherals require an indication from a system clock controller to determine when to initiate the power-down sequence.

- Peripherals that have no power-down sequence, and that can independently indicate when it is acceptable to turn off their clocks.
12.2 Low-power clock control

The low-power clock control interface consists of the following signals:

- a signal from the peripheral indicating when its clocks can be enabled or disabled
- two handshake signals for the system clock controller to request exit or entry into a low-power state.

The primary signal in the clock control interface is **CACTIVE**. The peripheral uses this signal to indicate when it requires its clock to be enabled. The peripheral asserts **CACTIVE** to indicate that it requires the clock, and the system clock controller must enable the clock immediately. The peripheral deasserts **CACTIVE** to indicate that it does not require the clock. The system clock controller can then determine whether to enable or disable the peripheral clock.

A peripheral that can have its clock enabled or disabled at any time can drive **CACTIVE** LOW permanently. A peripheral that must have its clock always enabled must drive **CACTIVE** HIGH permanently.

This simple interface to the system clock controller is sufficient for some peripherals with no power-down or power-up sequence.

For a more complex peripheral with a power-down or power-up sequence, entry into a low-power state occurs only after a request from the system clock controller. The AXI protocol provides a two-wire request/acknowledge handshake to support this request:

**CSYSREQ**  To request that the peripheral enter a low-power state, the system clock controller drives the **CSYSREQ** signal LOW. During normal operation, **CSYSREQ** is HIGH.

**CSYSACK**  The peripheral uses the **CSYSACK** signal to acknowledge both the low-power state request and the exit from the low-power state.

Figure 12-1 shows the relationship between **CSYSREQ** and **CSYSACK**.

![Figure 12-1 CSYSREQ and CSYSACK handshake](image)

At the start of the sequence in Figure 12-1, both **CSYSREQ** and **CSYSACK** are HIGH for normal clocked operation. At time T1, the system clock controller deasserts **CSYSREQ**, indicating a request to put the peripheral in a low-power state. The peripheral acknowledges the request at time T2 by deasserting **CSYSACK**. At T3, the system clock controller asserts **CSYSREQ** to indicate the exit from the low-power state, and the peripheral asserts **CSYSACK** at T4 to acknowledge the exit.

This relationship between **CSYSREQ** and **CSYSACK** is a requirement of the AXI protocol.

The peripheral can accept or deny the request for a low-power state from the system clock controller. The level of the **CACTIVE** signal when the peripheral acknowledges the request by deasserting **CSYSACK** indicates the acceptance or denial of the request.
12.2.1 Acceptance of low-power request

Figure 12-2 shows the sequence of events when a peripheral accepts a system low-power request.

![Figure 12-2 Acceptance of a low-power request](image)

In Figure 12-2, the sequence begins at T1 when the system clock controller deasserts CSYSREQ to request that the peripheral enter a low power state. After the peripheral recognizes the request, it can then perform its power-down function and deassert CACTIVE. The peripheral then deasserts CSYSACK at T3 to complete the entry into the low-power state.

At T4, the system clock controller begins the low-power state exit sequence by asserting CSYSREQ. The peripheral then asserts CACTIVE at T5 and completes the exit sequence at T6 by asserting CSYSACK.

12.2.2 Denial of a low-power request

Figure 12-3 shows the sequence of events when a peripheral denies a system low-power request.

![Figure 12-3 Denial of a low-power request](image)

In Figure 12-3, the peripheral denies a low-power request by holding CACTIVE HIGH when it acknowledges the low-power request. After that point, the system clock controller must complete the low-power request handshake by asserting CSYSREQ before it can initiate another request.

12.2.3 Exiting a low-power state

Either the system clock controller or the peripheral can request to exit the low-power state and restore the clock. By definition, both CACTIVE and CSYSREQ are LOW during the low power state, and driving either of these signals HIGH initiates the exit sequence.
The system clock controller can initiate the exit from the low-power state by enabling the clock and driving CSYSREQ HIGH. The peripheral can then perform a power-up sequence in which it drives CACTIVE HIGH. Then it completes the exit by driving CSYSACK HIGH.

The peripheral can initiate the exit from a low-power state by driving CACTIVE HIGH. The system clock controller must then immediately restore the clock. It must also drive CSYSREQ HIGH to continue the handshake sequence. The peripheral then completes the sequence by driving CSYSACK HIGH while exiting the low-power state. The peripheral can keep CSYSACK LOW for as many cycles as it requires to complete the exit sequence.

### 12.2.4 Clock control sequence summary

Figure 12-4 shows the typical flow for entering and exiting a low-power state.
12.2.5 Combining peripherals in a low-power domain

The system clock controller can combine a number of different peripherals within the same low-power clock domain. Then the clock domain can be treated in the same way as a single peripheral if the following rules are observed:

- The clock domain \texttt{CACTIVE} signal is the logical OR of all the \texttt{CACTIVE} signals within the clock domain. This means that the system clock controller can disable the clocks only when all peripherals indicate that they can be disabled.

- The system clock controller can use a single \texttt{CSYSREQ} signal that is routed to all peripherals within the clock domain.

- The clock domain \texttt{CSYSACK} signal is generated as follows:
  - the falling edge of \texttt{CSYSACK} occurs when the last falling edge from all of the peripherals occurs
  - the rising edge of \texttt{CSYSACK} occurs when the last rising edge from all of the peripherals occurs.
Chapter 13
AXI4

This chapter defines the AXI4 update to the AXI protocol. The AXI Version 1.0 protocol is now referred to as the AXI3 protocol. This chapter is provided for engineers and system designers who are already familiar with implementing systems using the AXI3 protocol and do not require the in-depth presentation given in previous chapters. It contains the following sections:

- Burst support on page 13-2
- Quality of service signaling on page 13-3
- Multiple region interfaces on page 13-5
- Write response dependencies on page 13-6
- AWCACHE and ARCACHE Attributes on page 13-8
- Ordering requirements for Non-modifiable transactions on page 13-10
- Updated meaning of Read Allocate and Write Allocate on page 13-11
- Memory types on page 13-14
- Mismatched Attributes on page 13-19
- Transaction buffering on page 13-20
- Use of device memory types on page 13-21
- Legacy considerations on page 13-22
- Ordering model on page 13-23
- User signals on page 13-28
- Locked transactions on page 13-29
- Write interleaving on page 13-30
- Interoperability and default signals on page 13-31
13.1 Burst support

This section describes the longer burst support provided by the AXI4 protocol, the limitations of use, and the legacy considerations to ensure backward compatibility with existing designs.

13.1.1 Longer burst support

The AXI3 specification permits burst lengths of up to 16 beats. The AXI4 protocol supports longer bursts through the extension of \texttt{AWLEN} and \texttt{ARLEN}. These signals give the exact number of transfers in a burst and determine the number of data transfers associated with an address.

Up to 256 beat bursts are supported with the 8-bit \texttt{AWLEN[7:0]} and \texttt{ARLEN[7:0]} signals.

The burst length is defined as:

\[
\text{Burst Length} = \text{AxLEN[7:0]} + 1
\]

13.1.2 Limitations of use

As defined in the AXI3 protocol:

- Early termination of bursts is not supported.
- A burst must not cross a 4-kbyte boundary. This ensures that a burst is only destined for a single slave.

In addition, for the AXI4 protocol longer burst support:

- Bursts longer than 16 beats are only supported for the INCR burst type. Both WRAP and FIXED burst types remain constrained to a maximum burst length of 16 beats.
- Exclusive accesses are not permitted to use a burst length greater than 16.

The detailed protocol for bursts remains the same. See Chapter 4 \textit{Addressing Options}.

Transactions that have a burst length greater than 16 can be converted to multiple smaller bursts, even if the transaction attributes indicate that the transaction is Non-modifiable, as shown by \texttt{AWCACHE[1]} or \texttt{ARCACHE[1]} being deasserted LOW. In this case, the generated bursts must retain the same transaction characteristics as the original transaction. The only exception is that the burst length, as indicated by \texttt{AWLEN} or \texttt{ARLEN}, is reduced and the address of the generated bursts is adapted appropriately.

\begin{itemize}
  \item \textbf{Note}
\end{itemize}

The ability to break longer bursts into multiple shorter bursts is required for AXI3 compatibility and might also be needed to reduce the impact of longer bursts on the QoS guarantees that can be given for a system.

13.1.3 Legacy considerations

For backwards compatibility, an AXI3 master can be connected to an AXI4 slave that accepts longer burst lengths with no conversion.

An AXI4 master that generates longer bursts requires a conversion wrapper to connect to an AXI3 slave. This wrapper must convert a longer burst in to a series of AXI3 bursts, typically of length 16.
13.2 Quality of service signaling

This section describes the use of additional signaling in the AXI4 protocol to support Quality of Service, QoS.

13.2.1 Additional interface signals

AXI4 interface functionality is extended to support two 4-bit QoS identifiers:

**AWQOS** 4-bit QoS identifier sent on the write address channel for each write transaction

**ARQOS** 4-bit QoS identifier sent on the read address channel for each read transaction.

The exact use of the QoS identifier is not specified by the protocol. The preferred use of the **AWQOS** and **ARQOS** identifiers is as a priority indicator for the associated write or read transaction. A higher value will indicate a higher priority transaction.

A default value of b0000 indicates that the interface is not actively participating in the QoS scheme.

--- Note ---

It is acceptable to use additional interpretations of the QoS identifier.

---

13.2.2 Master considerations

A master can produce its own **AWQOS** and **ARQOS** values and if it is capable of producing multiple streams of traffic it can choose different QoS values for the different streams.

Support for QoS in any system requires a system-level understanding of the QoS scheme in use and collaboration between all participating components. For this reason, it is recommended that a master component uses some form of programmable scheme to allow the exact QoS values for any given scenario to be controlled.

If a master component does not support a programmable scheme it can use QoS values that represent the relative priorities of the transactions it generates. These values can then be mapped to alternative system level QoS values if appropriate.

In the case of a master that can not produce its own **AWQOS** and **ARQOS** values it must use the default value.

--- Note ---

It is anticipated that many interconnect implementations will support the concept of a programmable register that allows a QoS value to be assigned to a master and be used instead of the QoS value, either real or default, supplied by the master.
13.2.3 System considerations

AXI4 defines an interface specification for QoS that can be used with any compatible system-level QoS methodology.

The default system level implementation of QoS is where any component that has the choice of more than one transaction to process will select the transaction with the higher QoS value to process first. This action only occurs when there is no other overriding constraint that requires the transactions to be processed in a particular order.

Note
Standard AXI ordering rules take precedence over ordering for QoS purposes.

More sophisticated QoS schemes that are compatible with the scheme described can be implemented.
13.3 Multiple region interfaces

This section describes the optional support for multiple region interfaces provided by the AXI4 protocol.

13.3.1 Additional interface signals

To support region decode, the AXI4 interface functionality is extended to support two 4-bit region identifiers:

**AWREGION**  
region identifier sent on the write address channel for each write transaction

**ARREGION**  
region identifier sent on the read address channel for each read transaction.

The 4-bits of region identifier allows up to sixteen different regions to be uniquely identified. The region identifier provides a decode of higher order address bits. The region identifier must remain constant within a 4kbyte address space.

The region identifier allows a single physical interface on a slave to be used for multiple logical interfaces that reside in different locations in the system address map. The use of the region identifier means that the slave does not have to support the address decode between the different logical interfaces.

Typically, **AWREGION** and **ARREGION** are produced by an interconnect when performing the address decode function for a single slave that has multiple address decode regions defined in the system address map. If a slave only has a single address decode defined in the system address map, the interconnect must use the default value of **AWREGION** and **ARREGION**. See Default signal values on page 13-32.

A number of usage models for the region identifier exist, including but not limited to the following:

- The main data path and control registers of a peripheral can reside at different locations in the address map, and be accessed through a single interface without the need for the slave to perform an address decode.

- A slave can exhibit different behaviors in different memory regions. For example, a slave might have read and write access in one region, but read only access in another region.

A slave is responsible for ensuring that the correct protocol and the correct ordering of transactions is maintained. A slave must ensure that the response to two transactions to different regions with the same AXI ID is provided in the correct order.

A slave is also responsible for ensuring that the correct protocol is followed for any value of **AWREGION** and **ARREGION**. If a slave implements less than sixteen regions, then the slave is responsible for ensuring that the correct protocol is followed during access to an un-supported region. How this is achieved is implementation dependant. For example, the slave might ensure this by:

- providing an error response for transactions that access any unsupported region

- aliasing supported regions across unsupported regions to ensure a protocol compliant response is given in all cases.

The **AWREGION** and **ARREGION** signals only provide an address decode of the existing address space that can be used by slaves to remove the need for an address decode function. The signals do not create new independent address spaces and the address and region signals must remain consistent. **AWREGION** and **ARREGION** must only be present on an interface that is downstream of an address decode function.
13.4 Write response dependencies

This section describes the AXI4 protocol dependencies that determine when a slave can issue a write response to the master.

13.4.1 Additional dependency

The AXI3 protocol requires that the write response for all transactions must not be given until the clock cycle after the acceptance of the last data transfer.

In addition, the AXI4 protocol requires that the write response for all transactions must not be given until the clock cycle after address acceptance.

This additional dependency reflects the expected use in AXI3, because it is not expected that any components would accept all write data and provide a write response before the address is accepted.

__________ Note __________

By issuing a write response, the slave is taking on responsibility for hazard checking the write transaction against all subsequent transactions.

__________

Figure 13-1 shows all the required dependencies. The signal at the head of a single-headed arrow can be dependent on the signal at the tail of the arrow. The signal at the head of a double-headed arrow must be asserted only after assertion of the signal at the tail of the arrow.

![Figure 13-1 Slave write response dependencies](image)

Figure 13-1 shows that:

- the master must not wait for the slave to assert **AWREADY** or **WREADY** before asserting **AWVALID** or **WVALID**
- the slave can wait for **AWVALID** or **WVALID**, or both, before asserting **AWREADY**
- the slave can wait for **AWVALID** or **WVALID**, or both, before asserting **WREADY**
- the slave must wait for both **AWVALID** and **AWREADY** to be asserted before asserting **BVALID**
- the slave must wait for **WVALID**, **WREADY**, and **WLAST** to be asserted before asserting **BVALID**
- the slave must not wait for the master to assert **BREADY** before asserting **BVALID**
- the master can wait for **BVALID** before asserting **BREADY**.
13.4.2 Legacy considerations

The additional new address dependency means that an AXI3 slave that accepts all write data and provides a write response before accepting the address is not compliant with AXI4. Converting an AXI3 legacy slave to AXI4 requires the addition of a wrapper that ensures a returning write response is not provided until the appropriate address has been accepted by the slave.

Note

It is recommended that any new AXI3 slave is designed with this additional native dependency.

Any AXI3 master is already compatible with the AXI4 write response requirements.
13.5 AWCACHE and ARCACHE Attributes

This section describes the AWCACHE and ARCACHE signals that are used to indicate how transactions are required to progress through a system and how any system level caches should handle the transaction.

The changes made in AXI4 to the memory attribute signaling are:
• renaming AWCACHE[1] and ARCACHE[1] to Modifiable
• ordering requirements for Non-modifiable transactions
• updated meaning of Read Allocate and Write Allocate
• updated names for the Memory Types.

Note
The AXI protocol supports an ordering model and the topic of ordering is discussed within this section. For a more detailed discussion on ordering, see Ordering model on page 13-23.

13.5.1 AWCACHE[1] and ARCACHE[1] - Modifiable

AWCACHE[1] and ARCACHE[1], that had previously been named the Cacheable bits, are renamed to the Modifiable bits. When asserted HIGH, these bits indicate that the characteristics of a transaction can be modified. When deasserted LOW, it indicates the transaction is Non-modifiable. The restrictions for Non-modifiable and Modifiable transactions are described in the following sections.

Non-modifiable transactions

Non-modifiable transactions must not be split into multiple transactions or merged with other transactions.

The parameters listed in Table 13-1 must not be changed if a transaction is flagged as Non-modifiable.

Table 13-1 Parameters fixed as Non-modifiable

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Signals effected</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transfer Address</td>
<td>AWADDR, ARADDR and therefore AWREGION, ARREGION</td>
</tr>
<tr>
<td>Burst size</td>
<td>AWSIZE, ARSIZE</td>
</tr>
<tr>
<td>Burst length</td>
<td>AWLEN, ARLEN</td>
</tr>
<tr>
<td>Burst type</td>
<td>AWBURST, ARBURST</td>
</tr>
<tr>
<td>Lock Type</td>
<td>AWLOCK, ARLOCK</td>
</tr>
<tr>
<td>Protection Type</td>
<td>AWPROT, ARPROT</td>
</tr>
</tbody>
</table>

The Cache Type, AWCACHE and ARCACHE, can only be modified to convert a transaction from being Bufferable to Non-bufferable. No other conversion is permitted.

It is acceptable for the transaction ID and the QoS values to be modified.

A Non-modifiable transaction with burst length greater than 16 can be broken down in to multiple transactions. Each generated transaction must meet the requirements above, with the exception that the burst length is reduced and the address of the generated bursts is adapted appropriately.
There are circumstances where it is not possible to meet the requirements of Non-modifiable transactions. When downsizing to a bus width narrower than that required by the transaction size, **AWSIZE** or **ARSIZE**, the transaction must be modified.

Components that perform such an operation can optionally include a mechanism to indicate that a modification has occurred. This can assist with software debug.

### Modifiable transactions

A transaction that is Modifiable can be manipulated in a number of ways:

- a transaction can be broken in to multiple transactions
- multiple transactions can be merged into a single transaction
- a read transaction can fetch more data than required
- a write transaction can access a larger address range than required, making use of strobes to ensure that only the appropriate locations are updated
- the transfer address (**AWADDR** or **ARADDR**), the burst size (**AWSIZE** or **ARSIZE**), burst length (**AWLEN** or **ARLEN**), and burst type (**AWBURST** or **ARBURST**) of each generated transaction can be modified.

The following must not be changed:

- Lock Type: **AWLOCK** or **ARLOCK**
- Protection Type: **AWPROT** or **ARPROT**.

The Cache Type, **AWCACHE** or **ARCACHE**, can be modified, but any modification must ensure that the visibility of transactions by other components is not reduced, either by preventing propagation of transactions to the required point, or by changing the need to look up a transaction in a cache. Any modification to the cache type attributes must be consistent for all transactions to the same address range.

It is acceptable for the transaction ID and the QoS values to be modified.

No transaction modification is allowed that can cause accesses to a different 4kbyte address space than that of the original transaction. Also, no transaction modification is allowed that causes a single access to the same single-copy atomicity sized region to be performed as multiple accesses. See *Single-copy atomicity size* on page 13-26.
13.6 Ordering requirements for Non-modifiable transactions

AXI4 requires that ordering is preserved between any Non-modifiable transactions (AWCACHE[1] or ARCACHE[1] is deasserted LOW), using the same AXI ID that are destined for the same slave device. This ensures that the order in which transactions are issued by the master is the same as the order they are received by the slave. The ordering must be preserved, irrespective of the address of the transaction, if the transactions are destined for the same slave.

Ordering between the independent read and write channels can only be guaranteed if a transaction in one direction has been issued after a transaction in the other direction has received a response. If a transaction in one direction is issued before the response in the other direction is received then no ordering exists between the transactions.

No guarantee can be made about the relative ordering of transactions destined for different slaves. Because the address map boundary between different physical slave devices is an implementation defined boundary, if the boundary between slave devices is not known then all Non-modifiable transactions with the same AXI ID on the same path must remain ordered.

This ordering requirement applies between all Non-modifiable transactions, including between Non-bufferable and Bufferable transactions. When a response is given to a transaction from an intermediate point the component giving the response is responsible for ensuring the correct ordering.

For more information on the ordering model see Ordering model on page 13-23
13.7 Updated meaning of Read Allocate and Write Allocate

The meaning of the Read Allocate and Write Allocate bits is updated so that one bit indicates if an allocation occurs for the transaction and the other bit indicates if an allocation could have been made due to another transaction.

For read transactions, the write allocate bit is redefined to indicate that:

- the location could have been previously allocated in the cache because of a write transaction (as the AXI3 definition)
- the location could have been previously allocated in the cache because of the actions of another master (additional AXI4 definition).

For write transactions, the read allocate bit is redefined to indicate that:

- the location could have been previously allocated in the cache because of a read transaction (as the AXI3 definition)
- the location could have been previously allocated in the cache because of the actions of another master (additional AXI4 definition).

These changes mean:

- a transaction must be looked up in a cache if the value of AWCACHE[3:2] or ARCACHE[3:2] is not b00
- a transaction does not need to be looked up in a cache if the value of AWCACHE[3:2] or ARCACHE[3:2] is b00.

Note

The change to the definition of AWCACHE and ARCACHE means that these signals can differ for a read and write transaction to the same location.
The AXI4 bit allocations for the **AWCACHE** signals are described in Table 13-2.

<table>
<thead>
<tr>
<th>Signal</th>
<th>AXI4 definition</th>
<th>Description</th>
</tr>
</thead>
</table>
| AWCACHE[3] | Allocate        | When asserted HIGH, the transaction must be looked up in a cache because it could have been previously allocated. The transaction must also be looked up in a cache if AWCACHE[2] is asserted HIGH.  
When deasserted LOW, if AWCACHE[2] is also deasserted LOW, then the transaction does not need to be looked up in a cache and the transaction must propagate to the final destination.  
When asserted HIGH, it is recommended that this transaction is allocated in the cache for performance reasons. |
| AWCACHE[2] | Other Allocate  | When asserted HIGH, the transaction must be looked up in a cache because it could have been previously allocated in the cache by another transaction, either a read transaction or a transaction from another master. The transaction must also be looked up in a cache if AWCACHE[3] is asserted HIGH.  
When deasserted LOW, if AWCACHE[3] is also deasserted LOW, then the transaction does not need to be looked up in a cache and the transaction must propagate to the final destination. |
| AWCACHE[1] | Modifiable      | When asserted HIGH, the characteristics of the transaction can be modified and writes can be merged. When deasserted LOW, the characteristics of the transaction must not be modified. |
| AWCACHE[0] | Bufferable      | When deasserted LOW, if both of AWCACHE[3:2] are deasserted LOW, the write response must be given from the final destination.  
When asserted HIGH, if both of AWCACHE[3:2] are deasserted LOW, the write response can be given from an intermediate point, but the write transaction is required to be made visible at the final destination in a timely manner.  
When deasserted LOW, if either of AWCACHE[3:2] is asserted HIGH, the write response can be given from an intermediate point, but the write transaction is required to be made visible at the final destination in a timely manner.  
When asserted HIGH, if either of AWCACHE[3:2] is asserted HIGH, the write response can be given from an intermediate point. The write transaction is not required to be made visible at the final destination. |
The AXI4 bit allocations for the **ARCACHE** signals are described in Table 13-3.

<table>
<thead>
<tr>
<th>Signal</th>
<th>AXI4 definition</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ARCACHE[3]</strong></td>
<td>Other Allocate</td>
<td>When asserted HIGH, the transaction must be looked up in a cache because it could have been allocated in the cache by another transaction, either a write transaction or a transaction from another master. The transaction must also be looked up in a cache if <strong>ARCACHE[2]</strong> is asserted HIGH. When deasserted LOW, if <strong>ARCACHE[2]</strong> is also deasserted LOW, then the transaction does not need to be looked up in a cache.</td>
</tr>
<tr>
<td><strong>ARCACHE[2]</strong></td>
<td>Allocate</td>
<td>When asserted HIGH, the transaction must be looked up in a cache because it could have been allocated. The transaction must also be looked up in a cache if <strong>ARCACHE[3]</strong> is asserted HIGH. When deasserted LOW, if <strong>ARCACHE[3]</strong> is also deasserted LOW, then the transaction does not need to be looked up in a cache. When asserted HIGH, it is recommended that this transaction is allocated in the cache for performance reasons.</td>
</tr>
<tr>
<td><strong>ARCACHE[1]</strong></td>
<td>Modifiable</td>
<td>When asserted HIGH, the characteristics of the transaction can be modified and a larger quantity of read data can be fetched than is required. When deasserted LOW the characteristics of the transaction must not be modified.</td>
</tr>
<tr>
<td><strong>ARCACHE[0]</strong></td>
<td>Bufferable</td>
<td>When <strong>ARCACHE[3:1]</strong> = b000, this bit has no effect. When <strong>ARCACHE[3:1]</strong> = b001, if this bit is deasserted LOW, the read data must be obtained from the final destination. If this bit is asserted HIGH, the read data can be obtained from the final destination or from a write that is progressing to the final destination. When either <strong>ARCACHE[3]</strong> is asserted HIGH, or <strong>ARCACHE[2]</strong> is asserted HIGH, this bit can be used to distinguish between Write Through and Write Back memory types.</td>
</tr>
</tbody>
</table>
13.8 Memory types

The AXI4 protocol introduces new descriptive names for the AWCACHE and ARCACHE memory types. Table 13-4 lists the memory types and the associated AWCACHE and ARCACHE encoding.

Note

The same memory type can have different encodings on the read channel and write channel. This is done to ensure backwards compatibility with AXI3 AWCACHE and ARCACHE definitions.

In AXI4 it is legal for more than one AWCACHE and ARCACHE value to be used for a particular memory type. In Table 13-4, the preferred AXI4 value is given first, and the legal AXI3 value is given in brackets.

<table>
<thead>
<tr>
<th>ARCACHE[3:0]</th>
<th>AWCACHE[3:0]</th>
<th>Memory type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>0000</td>
<td>Device Non-bufferable</td>
</tr>
<tr>
<td>0001</td>
<td>0001</td>
<td>Device Bufferable</td>
</tr>
<tr>
<td>0010</td>
<td>0010</td>
<td>Normal Non-cacheable Non-bufferable</td>
</tr>
<tr>
<td>0011</td>
<td>0011</td>
<td>Normal Non-cacheable Bufferable</td>
</tr>
<tr>
<td>1010</td>
<td>0110</td>
<td>Write Through No Allocate</td>
</tr>
<tr>
<td>1110 (0110)</td>
<td>0110</td>
<td>Write Through Read Allocate</td>
</tr>
<tr>
<td>1010</td>
<td>1110 (1010)</td>
<td>Write Through Write Allocate</td>
</tr>
<tr>
<td>1110</td>
<td>1110</td>
<td>Write Through Read &amp; Write Allocate</td>
</tr>
<tr>
<td>1011</td>
<td>0111</td>
<td>Write Back No Allocate</td>
</tr>
<tr>
<td>1111 (0111)</td>
<td>0111</td>
<td>Write Back Read Allocate</td>
</tr>
<tr>
<td>1011</td>
<td>1111 (1011)</td>
<td>Write Back Write Allocate</td>
</tr>
<tr>
<td>1111</td>
<td>1111</td>
<td>Write Back Read &amp; Write Allocate</td>
</tr>
</tbody>
</table>

All values not listed in Table 13-4 are reserved.
13.8.1 Memory type requirements

This section describes the required behavior for each of the memory types.

**Device Non-bufferable**

The required behavior for the Device Non-bufferable memory type is:

- Write response must be obtained from the final destination.
- Read data must be obtained from the final destination.
- Transaction characteristics must not be modified.
- Reads must not be pre-fetched. Writes must not be merged.
- All Non-modifiable read and write transactions (AWCACHE[1] = 0 or ARCACHE[1] = 0) from the same ID to the same slave must remain ordered.

**Device Bufferable**

The required behavior for the Device Bufferable memory type is:

- Write response can be obtained from an intermediate point.
- Write transactions must be made visible at the final destination in a timely manner.
- Read data must be obtained from the final destination.
- Transaction characteristics must not be modified.
- Reads must not be pre-fetched. Writes must not be merged.
- All Non-modifiable read and write transactions (AWCACHE[1] = 0 or ARCACHE[1] = 0) from the same ID to the same slave must remain ordered.

**Note**

Both Device memory types are defined to be Non-modifiable. In this protocol specification the terms Device memory and Non-modifiable memory are used interchangeably.

For read transactions there is no difference in the required behavior for Device Non-bufferable and Device Bufferable memory types.

For all Device transactions it is required that transactions to the same slave with the same ID remain ordered, irrespective of the address of the transaction. This ordering requirement applies to all Non-modifiable transactions. Two transactions with the same ID must remain ordered even if one is of memory type Device Non-bufferable and the other is of memory type Device Bufferable.

See *Ordering requirements for Non-modifiable transactions* on page 13-10.
Normal Non-cacheable Non-bufferable

The required behavior for the Normal Non-cacheable Non-bufferable memory type is:

• Write response must be obtained from the final destination.
• Read data must be obtained from the final destination.
• Transaction characteristics can be modified.
• Writes can be merged.
• Read and write transactions from the same ID to an overlapping address must remain ordered.

Normal Non-cacheable Bufferable

The required behavior for the Normal Non-cacheable Bufferable memory type is:

• Write response can be obtained from an intermediate point.
• Write transactions must be made visible at the final destination in a timely manner.
• No mechanism is provided to determine when write transactions are visible at the final destination.
• Read data must be obtained either from the final destination or from a write transaction that is progressing to its final destination.

If read data is obtained from a write transaction it must be obtained from the most recent version of the write and the data must not be cached to service a later read.

• Transaction characteristics can be modified.
• Writes can be merged.
• Read and write transactions from the same ID to an overlapping address must remain ordered.

Note

For a Normal Non-cacheable Bufferable read, it is acceptable for data to be obtained from a write transaction that is still progressing to its final destination. This is indistinguishable from the read and write transactions propagating to the final destination at the same time.
Write Through No Allocate

The required behavior for the Write Through No Allocate memory type is:

• Write response can be obtained from an intermediate point.
• Write transactions must be made visible at the final destination in a timely manner.
• No mechanism is provided to determine when write transactions are visible at the final destination.
• Read data can be obtained from an intermediate cached copy.
• Transaction characteristics can be modified.
• Reads can be pre-fetched.
• Writes can be merged.
• A cache lookup is required for read and write transactions.
• Read and write transactions from the same ID to an overlapping address must remain ordered.
• Allocation of either read or write transactions is not recommended for performance reasons, but is not prohibited.

Write Through Read Allocate

The required behavior for the Write Through Read Allocate memory type is as for Write Through No Allocate except for the allocation hint that:

• allocation of read transactions is recommended for performance reasons
• allocation of write transactions is not recommended for performance reasons.

However, allocation is neither required or prohibited for all transactions.

Write Through Write Allocate

The required behavior for the Write Through Write Allocate memory type is as for Write Through No Allocate except for the allocation hint that:

• allocation of read transactions is not recommended for performance reasons.
• allocation of write transactions is recommended for performance reasons

However, allocation is neither required or prohibited for all transactions.

Write Through Read and Write Allocate

The required behavior for the Write Through Read and Write Allocate memory type is as for Write Through No Allocate except for the allocation hint that:

• allocation of read transactions is recommended for performance reasons
• allocation of write transactions is recommended for performance reasons.

However, allocation is not required.
Write Back No Allocate

The required behavior for the Write Back No Allocate memory type is:

- Write response can be obtained from an intermediate point.
- Write transactions are not required to be made visible at the final destination.
- Read data can be obtained from an intermediate cached copy.
- Transaction characteristics can be modified.
- Reads can be pre-fetched.
- Writes can be merged.
- A cache lookup is required for read and write transactions.
- Read and write transactions from the same ID to an overlapping address must remain ordered.
- Allocation of either read or write transactions is not recommended for performance reasons, but is not prohibited.

Write Back Read Allocate

The required behavior for the Write Back Read Allocate memory type is as for Write Back No Allocate except for the allocation hint that:

- allocation of read transactions is recommended for performance reasons
- allocation of write transactions is not recommended for performance reasons.

However, allocation is neither required or prohibited for all transactions.

Write Back Write Allocate

The required behavior for the Write Back Write Allocate memory type is as for Write Back No Allocate except for the allocation hint that:

- allocation of read transactions is not recommended for performance reasons.
- allocation of write transactions is recommended for performance reasons.

However, allocation is neither required or prohibited for all transactions.

Write Back Read and Write Allocate

The required behavior for the Write Back Read and Write Allocate memory type is as for Write Back No Allocate except for the allocation hint that:

- allocation of read transactions is recommended for performance reasons
- allocation of write transactions is recommended for performance reasons.

However, allocation is not required.
13.9 Mismatched Attributes

It is acceptable for multiple agents that are both accessing the same area of memory to use mismatched memory attributes. However, for functional correctness the following rules must be obeyed:

- All masters accessing the same area of memory must agree on whether or not that area of memory can be cached at a given level of hierarchy. The rules to be applied are:

  **Address region not cacheable**
  
  All masters must use transactions with both **ARCACHE[3:2]** LOW or both **AWCACHE[3:2]** LOW.

  **Address region cacheable**
  
  All masters must use transactions with either of **ARCACHE[3:2]** HIGH or either of **AWCACHE[3:2]** HIGH.

- Allocation hints can differ between masters.
- If an address region is memory type Normal Non-cacheable, it is acceptable for any master to access it using a transaction that is memory type Device.
- If an address region is defined as being a bufferable memory type, it is acceptable for any master to access it using transactions that do not permit bufferable behavior, that is, transactions that require the response from the final destination.

13.9.1 Changing memory attributes

It is acceptable to change the attributes used for a particular memory region from one type to another incompatible type. For example, the attribute can be changed from Write Through Cacheable to Normal Non-cacheable, with the use of a suitable process to perform the change. Typically, this will involve a process where all masters stop accessing the region, a single agent then performs any required cache maintenance operations, then all masters can recommence accessing the memory region with the new attributes.
13.10 Transaction buffering

Certain memory types do not require that transaction responses come from the final destination, but they do require that the transactions are made visible at the final destination in a timely manner. The memory types that exhibit this behavior are: Device Bufferable, Normal Non-cacheable Bufferable, and Write Through.

All three memory types require that write transactions are made visible at the final destination in a timely manner, but the behavior for reads is different:

- for Device Bufferable memory, read data must be obtained from the final destination
- for Normal Non-cacheable Bufferable memory, read data must be obtained either from the final destination or from a write transaction that is progressing to its final destination
- for Write Through memory, read data can be obtained from an intermediate cached copy.

The protocol does not give an absolute time during which a transaction must become visible at the final destination. It is only required that in a sufficiently idle system the transaction makes progress towards the final destination without requiring any explicit action.

For Normal Non-cacheable Bufferable memory, any intermediate buffer that is capable of providing a response to a transaction, while ensuring that the transaction is made visible to the final destination in a timely manner, must also over time ensure that read transactions propagate downstream of the buffer. This means that in the case of forwarding to a read transaction, the forwarding must not be allowed to occur indefinitely. In a similar manner to the way that writes drain out of the buffer over time, any data used for forwarding must not be allowed to persist indefinitely. The exact mechanism used to determine when a write is drained. In a similar manner to the way that writes drain out of the buffer over time, any data used for forwarding must not be allowed to persist indefinitely. The exact mechanism used to determine how long data used for forwarding can persist is not defined. However, it is important that such a mechanism does not allow the act of reading the data to reset the time period. Continued polling of the same location by a master would prevent the timeout of a held value and thus prevent visibility of an updated downstream value.

Any intermediate buffer that is capable of holding and merging write transactions must also ensure that transactions do not remain within the buffer indefinitely. For example, the act of merging write transactions should not reset the mechanism to determine when a write is drained. Otherwise continued writing of a location could prevent the timeout of a held write and prevent visibility of a write downstream.
13.11 Use of device memory types

The specification allows the combined use of memory types Device Non-buffered and Device Buffered to force transactions to reach their final destination.

A transaction that is marked as Device Buffered is required to reach its final destination in a timely manner, but there is no indication back to the issuing master when the transaction is visible to all other masters.

If a Device Buffered transaction or stream of transactions is followed by a Device Non-buffered transaction that uses the same AXI ID, it will force all of the Device Buffered transactions to reach the final destination before a response is given to the Device Non-buffered transaction.

A Device Non-buffered transaction can only guarantee the completion of Device Buffered transactions that are issued with the same ID, that are to the same slave device. The minimum address space occupied by a single slave device is 4kbytes.
13.12 Legacy considerations

AXI4 provides additional clarification on the expected use of the AWCACHE and ARCACHE memory attributes.

In particular, AXI4 adds an additional requirement that all Device type transactions using the same ID to the same slave are ordered with respect to each other. This is not an explicit requirement of AXI3. Any AXI4 component that relies on this behavior can not be connected to an AXI3 interconnect that does not exhibit this behavior.

In the majority of existing system designs it is expected that the AXI3 interconnect will implement the requirements specified for AWCACHE and ARCACHE in AXI4.

It is recommended that any new AXI3 designs follow the AXI4 recommendations.

For AWCACHE and ARCACHE bits names and memory type names it is required that AXI4 only uses the new terms. AXI3 components can use either the AXI3 or AXI4 names.
13.13 Ordering model

This section describes the ordering model supported by the AXI4 Protocol.

13.13.1 Definition of Ordering model

The AXI protocol supports an ordering model based on the use of the AXI ID transaction identifier.

The principles are that for transactions with the same ID:

• transactions to a peripheral device, as indicated by the Device memory type, must arrive at the peripheral in the same order that they are issued, irrespective of the address of the transactions

• transactions to a memory that are to the same, or overlapping, addresses must arrive at the memory in the same order that they are issued.

The AXI ordering model also requires that all transactions with the same ID in the same direction must provide their responses in order.

In order to support the use of independent read and write address channels, it is required that if an ordering relationship is required between two transactions with the same ID, that are in different directions, then a response to the earlier transaction must be received before the later transaction is issued.

If a transaction is issued in one direction before an earlier transaction in the opposite direction has been given a response then there are no ordering guarantees between them.

13.13.2 Master ordering

A master that issues multiple transactions in the same direction (read or write) with the same ID has the following guarantees about the ordering of these transactions:

• The order of response at the master to all transactions must be the same as the order of issue.

• For Device Memory, the order of arrival at the slave must be the same as the order of issue.

• For Normal Memory, the order of arrival of transactions to the same or overlapping address, must be the same as the order of issue.

    Note

Transactions to the same or overlapping address, is defined as being when two transactions access bytes within the same single-copy atomic address range. See Single-copy atomicity size on page 13-26.

If a master requires ordering between read and write transactions, it must ensure that a response is received for the previous transaction before issuing the next transaction.
Interconnect ordering

To meet the requirements of the ordering model, the interconnect must ensure that:

- The order of transactions in the same direction with the same ID to a Device is preserved.
- The order of transactions in the same direction with the same ID to overlapping addresses is preserved.
- The order of write responses with the same ID is preserved.
- The order of read data responses with the same ID is preserved.
- Any manipulation of the AXI ID values associated with a transaction must ensure that the preceeding itemized guarantees remain.
- Any component that gives a response to a transaction before it reaches its final destination must ensure the preceeding itemized guarantees are maintained downstream. See Response before final destination on page 13-25.

Slave ordering

For slaves the following must be ensured:

- Any write transaction that has been given a response must be observed by any subsequent write or read transaction, independent of the transaction ID.
- Any write transaction to Device memory must be observed by any subsequent write to Device memory with the same ID, even if a response has not yet been given.
- Any write transaction to Normal memory must be observed by any subsequent write to an overlapping address with the same ID, even if a response has not yet been given.
- The response to multiple write transactions with the same ID must be given in the same order that the transactions arrived.
- The response to multiple write transactions with different IDs can be given in any order.
- Any read transaction that has been given a response must be observed by any subsequent write or read transaction, independent of the transaction ID.
- Any read transaction to Device memory must be observed by any subsequent read to Device memory with the same ID, even if a response has not yet been given.
- The response to multiple read transactions with the same ID must be given in the same order that the transactions arrive.
- The response to multiple read transactions with different IDs can be given in any order.
13.13.3 Response before final destination

Any buffer or intermediate component that provides a transaction response, before the transaction has reached its final destination, must take on the responsibility for ensuring visibility of the transaction to later transactions from all upstream masters.

The essential requirements are:

- For all memory types any subsequent transaction to an overlapping address must observe the earlier transaction that was given the response.
- In addition, for Device memory types, any subsequent transaction with the same ID, to the same slave, must remain ordered with respect to the earlier transaction.

An intermediate response can only be given to a transaction when the AWCACHE and ARCACHE attributes indicate that it is permissible to do so.

--- Note ---

It is required that the ordering guarantees provided by Device memory types are a super-set of what is provided by Normal memory. This ensures that any transaction marked as Normal can safely be converted to Device while retaining the same guarantees. To meet this requirement, the behavior for Device memory to overlapping addresses must be the same as for Normal memory, independent of the ID value.

---

Table 13-5 summarizes when ordering is required for all combinations of memory types, transaction IDs and overlapping addresses.

<table>
<thead>
<tr>
<th>Memory type</th>
<th>Same ID</th>
<th>Overlapping address</th>
<th>Ordering required</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Normal</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>
13.13.4 Single-copy atomicity size

The term single-copy atomicity size defines the minimum number of bytes that are updated in an atomic fashion by a transaction. A transaction that is larger than the single-copy atomicity size must update memory in blocks of at least the single-copy atomicity size. The exact instant that the data is updated is not important, what must be ensured is that no master can ever observe a partially updated form of the data. For example, in many systems certain data structures, such as linked lists, are made up of 32-bit atomic elements. This requires that the entire 32-bit value must be updated at the same time. It is not acceptable for another master to observe a partial update of 16-bits, at one point in time, and then the other 16-bits, at a later point in time.

With more complex systems, there is a requirement to use larger atomic elements, in particular 64-bit atomic elements. This allows masters to communicate using data structures that are based upon these larger atomic elements.

The size of the atomic elements that are supported in a system is important because all of the components involved in a given communication must support the required size of atomic element. If two masters are communicating through an interconnect and a single slave, then all of the components involved must ensure that transactions of the required size are treated atomically.

The AXI4 protocol does not require a specific single-copy atomicity size and systems can be designed to implement different single-copy atomicity sizes. It is also allowable for different groups of components to have different single-copy atomicity sizes for communication between themselves.

In AXI4 the term single-copy atomic group is used to describe the groups of components in a system that can communicate at the required atomicity. For example, Figure 13-2 on page 13-27 shows a system in which the processor, DSP, interconnect, and off-chip DRAM are all in a group of components that can guarantee 64-bit single-copy atomic communication, while the DMA controller, peripherals, and on-chip SRAM memory are in a 32-bit single-copy atomic group.
Figure 13-2 Example system with different single-copy atomic groups

Transactions never have an atomicity guarantee greater than the alignment of the transaction start address. For example, a burst in a 64-bit single-copy atomic group that is not aligned to an 8-byte boundary will not have any 64-bit single-copy atomic guarantees.

The byte strobes associated with a transaction do not effect the single-copy atomicity size.
13.14 User signals

This section defines a set of User signals that can accompany each AXI4 channel.

Generally, the use of User signals is not recommended because their functionality is not defined in the AXI4 protocol and this can lead to interoperability issues if two components use the same User signals in an incompatible manner.

13.14.1 Signal naming

The User signal names defined for each AXI4 channel are:

- **AWUSER** Write address channel User signals.
- **ARUSER** Read address channel User signals.
- **WUSER** Write data channel User signals.
- **RUSER** Read data channel User signals.
- **BUSER** Write response channel User signals.

13.14.2 Usage considerations

Where User signals are implemented it is not required that User signals are supported on all channels.

It is not expected that User signals are supported at generic master and slave component interfaces.

It is recommended that interconnect components include support for User signals to allow them to be passed between master and slave components. The width of User signals is implementation defined and can be different for each of the channels.
13.15 Locked transactions

This section describes the removal of locked transaction support in AXI4.

The AXI4 signals effected are AWLOCK and ARLOCK.

13.15.1 AWLOCK and ARLOCK changes

AXI4 removes the support for locked transactions and uses only a 1-bit lock signal with the encoding shown in Table 13-6.

<table>
<thead>
<tr>
<th>ARLOCK</th>
<th>AWLOCK</th>
<th>Access type</th>
</tr>
</thead>
<tbody>
<tr>
<td>b0</td>
<td></td>
<td>Normal access</td>
</tr>
<tr>
<td>b1</td>
<td></td>
<td>Exclusive access</td>
</tr>
</tbody>
</table>

Locked transactions have been removed in AXI4 because:

- the majority of components do not require locked transactions
- the implementation of locked transactions has a significant effect on the complexity of the interconnect
- the implementation of locked transactions has a significant effect on the ability to make QoS guarantees.

13.15.2 Legacy considerations

In an AXI4 environment any conversion of an AXI3 locked transaction occurs as follows:

- AWLOCK[1:0] = b10 will be converted to a normal write transaction, AWLOCK = b0
- ARLOCK[1:0] = b10, will be converted to a normal read transaction, ARLOCK = b0.

It is recommended that any component performing such a conversion, typically an interconnect, includes an optional mechanism to detect and flag that such a translation has occurred.

Any component that cannot operate correctly if this translation is performed cannot be used in an AXI4 environment.

Note

For many legacy components that have used locked transactions, such as processors performing a SWP instruction, a software change might be required to prevent the use of any instruction that forces a locked transaction.
13.16 Write interleaving

This section describes the removal of write interleaving support in AXI4.

In AXI4, all write data for a transaction must be provided in consecutive transfers on the write data channel.

The AXI4 signals effected are WID.

13.16.1 Removal of WID

The removal of write interleaving makes the information conveyed on the WID signals redundant. All write data must be in the same order as the associated write addresses. Any component that requires the depreciated WID information can obtain this from the write address channel signals AWID.

In AXI4, the WID signals are removed to reduce the pin-count of the interface.

13.16.2 Legacy considerations

The majority of AXI3 masters do not support write interleaving and will not require updating to meet the AXI4 requirement for no write interleaving.

Any AXI3 master that does support write interleaving must already support a method for configuring the write interleaving depth to be set to a value of 1, in order to support operation with any slave that has a write interleaving depth of 1. Any such AXI3 master must have its write interleaving depth configured to a value of 1 to be compatible with AXI4.

Any AXI3 slave can accept non-interleaved write data and therefore there are no legacy considerations for an AXI3 slave.

—— Note ———

WID signals can be generated from AWID for an AXI3 slave that requires WID information.
13.17 Interoperability and default signals

This section describes the interoperability of the AXI4 interface.

Not every component is required to use the full set of signals available on an AXI4 interface. To simplify the connection of components that do not use every signal, major categories of interfaces are defined together with the restrictions that apply to each category.

13.17.1 Interoperability principles

In general, components must support all combinations of inputs, but do not have to generate all combinations of outputs. For example, a slave must support all the different possible lengths of burst, but a master only has to generate the types of burst that it uses. This policy ensures that all components will work with all other components.

The conditions under which a signal can be omitted from the interface are:

- An output signal can be omitted if the operation of the master or slave always drives the output signal to the same as default value. See Default signal values on page 13-32.
- An input signal can be omitted if the master or slave does not need to observe the input signal for correct functional operation.

--- Note ---

Interconnect components can also omit signals when appropriate. For example, when a signal is only being driven by default values, it is not required that the default value is transported across the interconnect. It can be created at its destination. Similarly, if a signal is not used at any destination then it is not required to be transported across the interconnect.

13.17.2 Major interface categories

The major interface categories are described in the following sections.

Read write interface

A read write interface includes the five AXI4 channels used for data transfer:

AR Read address channel.
R Read data channel.
AW Write address channel.
W Write data channel.
B Write response channel.

Read only interface

A read only interface supports only read transactions and includes the two AXI4 read channels:

AR Read address channel.
R Read data channel.

--- Note ---

A read only interface does not support exclusive accesses.
Write only interface

A write only interface supports only write transactions and includes the three AXI4 write channels:

- **AW**: Write address channel.
- **W**: Write data channel.
- **B**: Write response channel.

--- Note ---

A write only interface does not support exclusive accesses.

13.17.3 Memory slaves and peripheral slaves

Slaves can be classified as Memory Slaves or Peripheral Slaves.

Memory slaves are required to handle all transaction types correctly.

Peripheral Slaves are expected to have a defined method of access that is typically described in the components datasheet. Any accesses outside of that defined as allowable might cause the peripheral slave to fail. Any access that is outside of the allowable behavior is expected to complete in a protocol-correct manner, to prevent system deadlock, but continued correct operation of the peripheral slave is not required.

Because peripheral slaves are required to only work correctly for defined access methods, it is possible for a peripheral slave to have a significantly reduced set of interface signals.

13.17.4 Default signal values

It is generally suggested that, for maximum IP reuse, all signals are included in a component interface. This is because the presence of the signal reduces the risk of error at the system integration phase of the design flow and it can also aid with some design flows that do not effectively support default values for absent signals.

Table 13-7 on page 13-33 lists the required and optional write channel signals for masters and memory slaves, and the default signal values required when an optional signal is not present.

Table 13-8 on page 13-34 lists the required and optional read channel signals for masters and memory slaves, and the default signal values required when an optional signal is not present.

For additional information on the default signal value requirements see the following sections:

- **Master addresses** on page 13-35
- **Slave addresses** on page 13-35
- **Memory slaves** on page 13-35
- **Write transactions** on page 13-35
- **Read transactions** on page 13-35
- **Response signaling** on page 13-36
- **Non-secure and secure accesses** on page 13-36

Optional signals are defined as:

**Optional Outputs**

If the value required by the component does not match the default value in Table 13-7 on page 13-33, then the component is required to have the output signal present.
If the value required by the component does match the default value in Table 13-7, then it is not required that the component has the signal present.

**Optional Inputs**

If the signal is an optional input, then the component can omit the signal if it is not required for correct operation.

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Description</th>
<th>Master</th>
<th>Memory slave</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACLK</td>
<td>Global clock</td>
<td>Input Required -</td>
<td>Input Required -</td>
</tr>
<tr>
<td>ARESETn</td>
<td>Global reset</td>
<td>Input Required -</td>
<td>Input Required -</td>
</tr>
<tr>
<td>AWID[3:0]</td>
<td>Write address ID</td>
<td>Output Optional 0x0</td>
<td>Input Required -</td>
</tr>
<tr>
<td>AWADDR[31:0]</td>
<td>Write address</td>
<td>Output Required -</td>
<td>Input Required -</td>
</tr>
<tr>
<td>AWREGION[3:0]</td>
<td>Write region</td>
<td>Output Optional 0x0</td>
<td>Input Optional -</td>
</tr>
<tr>
<td>AWLEN[7:0]</td>
<td>Burst length</td>
<td>Output Optional 0x00 Length 1</td>
<td>Input Required -</td>
</tr>
<tr>
<td>AWSIZE[2:0]</td>
<td>Burst size</td>
<td>Output Optional Data bus width</td>
<td>Input Required -</td>
</tr>
<tr>
<td>AWBURST[1:0]</td>
<td>Burst type</td>
<td>Output Optional b01 INCR</td>
<td>Input Required -</td>
</tr>
<tr>
<td>AWLOCK</td>
<td>Lock type</td>
<td>Output Optional b0 Normal access</td>
<td>Input Optional -</td>
</tr>
<tr>
<td>AWCACHE[3:0]</td>
<td>Cache type</td>
<td>Output Optional b0000</td>
<td>Input Optional -</td>
</tr>
<tr>
<td>AWPROT[2:0]</td>
<td>Protection type</td>
<td>Output Required -</td>
<td>Input Optional -</td>
</tr>
<tr>
<td>AWQOS[3:0]</td>
<td>QoS value</td>
<td>Output Optional b0000</td>
<td>Input Optional -</td>
</tr>
<tr>
<td>AWVALID</td>
<td>Write address valid</td>
<td>Output Required -</td>
<td>Input Required -</td>
</tr>
<tr>
<td>AWREADY</td>
<td>Write address ready</td>
<td>Input Required -</td>
<td>Output Required -</td>
</tr>
<tr>
<td>WDATA[31:0]</td>
<td>Write data</td>
<td>Output Required -</td>
<td>Input Required -</td>
</tr>
<tr>
<td>WSTRB[3:0]</td>
<td>Write strobes</td>
<td>Output Optional b1111</td>
<td>Input Required -</td>
</tr>
<tr>
<td>WLAST</td>
<td>Write last</td>
<td>Output Required -</td>
<td>Input Optional -</td>
</tr>
<tr>
<td>WVALID</td>
<td>Write valid</td>
<td>Output Required -</td>
<td>Input Required -</td>
</tr>
<tr>
<td>WREADY</td>
<td>Write ready</td>
<td>Input Required -</td>
<td>Output Required -</td>
</tr>
<tr>
<td>BID[3:0]</td>
<td>Response ID</td>
<td>Input Optional -</td>
<td>Output Required -</td>
</tr>
<tr>
<td>BRESP[1:0]</td>
<td>Write response</td>
<td>Input Optional -</td>
<td>Output Optional OKAY</td>
</tr>
<tr>
<td>BVALID</td>
<td>Write response valid</td>
<td>Input Required -</td>
<td>Output Required -</td>
</tr>
<tr>
<td>BREADY</td>
<td>Response ready</td>
<td>Output Required -</td>
<td>Input Required -</td>
</tr>
</tbody>
</table>
### Table 13-8 Read channel signals and default signals values

<table>
<thead>
<tr>
<th>Signal name</th>
<th>Description</th>
<th>Master</th>
<th>Memory slave</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Direction</td>
<td>Required or optional signal</td>
</tr>
<tr>
<td>ARID[3:0]</td>
<td>Read address ID</td>
<td>Output</td>
<td>Optional</td>
</tr>
<tr>
<td>ARADDR[31:0]</td>
<td>Read address</td>
<td>Output</td>
<td>Required</td>
</tr>
<tr>
<td>ARREGION[3:0]</td>
<td>Read region</td>
<td>Output</td>
<td>Optional</td>
</tr>
<tr>
<td>ARLEN[7:0]</td>
<td>Burst length</td>
<td>Output</td>
<td>Optional</td>
</tr>
<tr>
<td>ARSIZE[2:0]</td>
<td>Burst size</td>
<td>Output</td>
<td>Optional</td>
</tr>
<tr>
<td>ARBURST[1:0]</td>
<td>Burst type</td>
<td>Output</td>
<td>Optional</td>
</tr>
<tr>
<td>ARLOCK</td>
<td>Lock type</td>
<td>Output</td>
<td>Optional</td>
</tr>
<tr>
<td>ARCACHE[3:0]</td>
<td>Cache type</td>
<td>Output</td>
<td>Optional</td>
</tr>
<tr>
<td>ARPROT[2:0]</td>
<td>Protection type</td>
<td>Output</td>
<td>Required</td>
</tr>
<tr>
<td>ARQOS[3:0]</td>
<td>QoS value</td>
<td>Output</td>
<td>Optional</td>
</tr>
<tr>
<td>ARVALID</td>
<td>Read address valid</td>
<td>Output</td>
<td>Required</td>
</tr>
<tr>
<td>ARREADY</td>
<td>Read address ready</td>
<td>Input</td>
<td>Required</td>
</tr>
<tr>
<td>RID[3:0]</td>
<td>Read data ID</td>
<td>Input</td>
<td>Optional</td>
</tr>
<tr>
<td>RDATA[31:0]</td>
<td>Read data</td>
<td>Input</td>
<td>Required</td>
</tr>
<tr>
<td>RRESP[1:0]</td>
<td>Read response</td>
<td>Input</td>
<td>Optional</td>
</tr>
<tr>
<td>RLAST</td>
<td>Read last</td>
<td>Input</td>
<td>Optional</td>
</tr>
<tr>
<td>RVALID</td>
<td>Read valid</td>
<td>Input</td>
<td>Required</td>
</tr>
<tr>
<td>RREADY</td>
<td>Read ready</td>
<td>Output</td>
<td>Required</td>
</tr>
</tbody>
</table>
Master addresses

AWADDR, ARADDR

There is no minimum requirement for the number of address bits supplied by a master. Typically a master is expected to supply 32-bits of addressing, optionally a master can support up to 64-bits of addressing.

If the system to which the master is connected has a different address bus width than that provided by the master:

- if the system address is wider than is provided by the master then the default value of all zeros must be used for the additional high-order address bits
- if the system address is narrower than is provided by the master then the high-order address bits from the master must be left unconnected.

Slave addresses

AWADDR, ARADDR

There is no minimum requirement for the number of address bits used by a slave. Typically a memory slave has at least sufficient address bits to fully decode a 4kB address range. A slave is not required to have low-order address bits to support decoding within the width of the system data bus and can assume that such low-order address bits have a default value of all zeros. If the slave has more address bits than supplied by the interconnect, the higher order address bits use a default value of all zeros.

Memory slaves

AWLOCK, ARLOCK

A memory slave is not required to make use of the AWLOCK and ARLOCK inputs. These signals are not required by the memory slave if exclusive accesses are not supported.

AWCACHE, ARCACHE

A memory slave is not required to make use of the AWCACHE and ARCACHE inputs. These signals are not required by the memory slave if:

- it has no caching behavior
- it caches all transactions in the same way.

Write transactions

WSTRB[3:0]

Masters are not required to make use of the write strobe signals WSTRB[3:0] if they always performs full data bus width write transactions. The default value for write strobes is all signals asserted.

WLAST

Slaves are not required to make use of the WLAST signal. Since the length of a write burst is defined, slaves can calculate the last write data transfer using the burst length AWLEN[7:0] signals.

Read transactions

RLAST

Masters are not required to make use of the RLAST signal. Since the length of a read burst is defined, masters can calculate the last read data transfer using the burst length ARLEN[7:0] signals.
Response signaling

**RRESP, BRESP**

Masters do not require the **RRESP** and **BRESP** inputs if:
- they do not perform exclusive accesses
- they do not require notification of transaction errors.

Slaves do not require the **RRESP** and **BRESP** outputs if:
- they do not support exclusive accesses
- they do not generate error responses.

Non-secure and secure accesses

**AWPROT, ARPROT**

Extreme care is to be taken with the **AWPROT** and **ARPROT** signals. The **AWPROT[1]** and **ARPROT[1]** signals indicate the secure or non-secure nature of the transactions and incorrect assignment of these bits can lead to incorrect system behavior.

Slaves that are not required to differentiate between non-secure and secure accesses, and that do not require any additional protection support, do not require the **AWPROT** and **ARPROT** signals as an input.
Chapter 14
AXI4-Lite

This chapter defines the AXI4-Lite interface. It is provided for engineers and system designers who are designing simpler control register-style interfaces that do not require the full functionality of AXI4. It contains the following sections:

• Introduction on page 14-2
• Definition of AXI4-Lite on page 14-3
• Interoperability on page 14-6
• Defined conversion mechanism on page 14-7.
• Conversion, Protection, and Detection on page 14-9
14.1 Introduction

The AXI4-Lite interface is a subset of the AXI4 interface intended for communication with control registers in components.

The aim of AXI4-Lite is to allow simple component interfaces to be built that are smaller and also require less design and validation effort.

Having a defined subset of the full AXI4 interface allows many different components to be built using the same subset and also allows a single common conversion component to be used to move between AXI4 and AXI4-Lite interfaces.

The following sections describes the requirements of the AXI4-Lite interface.
14.2 Definition of AXI4-Lite

This section defines the functionality and signal requirements of the AXI4-Lite interface.

The key features of the AXI4-Lite interface are:
• all transactions are burst length of 1
• all data accesses are the same size as the width of the data bus
• support for data bus width of 32-bit or 64-bit
• all accesses are equivalent to AWCACHE or ARCACHE equal to b0000
• exclusive accesses are not supported.

14.2.1 Signal list

Table 14-1 lists the signals that are present on the AXI4-Lite interface.

<table>
<thead>
<tr>
<th>Global</th>
<th>Write address channel</th>
<th>Write data channel</th>
<th>Write response channel</th>
<th>Read address channel</th>
<th>Read data channel</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACLK</td>
<td>AWVALID</td>
<td>WVALID</td>
<td>BVALID</td>
<td>ARVALID</td>
<td>RVALID</td>
</tr>
<tr>
<td>ARESETn</td>
<td>AWREADY</td>
<td>WREADY</td>
<td>BREADY</td>
<td>ARREADY</td>
<td>RREADY</td>
</tr>
<tr>
<td></td>
<td>AWADDR</td>
<td>WDATA</td>
<td>BRESP</td>
<td>ARADDR</td>
<td>RDATA</td>
</tr>
<tr>
<td></td>
<td>AWPROT</td>
<td>WSTRB</td>
<td>–</td>
<td>ARPROT</td>
<td>RRESP</td>
</tr>
</tbody>
</table>

14.2.2 Unsupported signals

The AXI4-Lite interface either does not support or does not fully support the following signals:

AWLEN, ARLEN Not supported.

The burst length is defined to be of length 1, equivalent to AWLEN or ARLEN equal to zero.

AWSIZE, ARSIZE Not supported.

All accesses are defined to be the same size as the width of the data bus.

Note
A fixed data bus width of 32-bit or 64-bit is supported.

AWBURST, ARBURST

Not Supported.

The burst type has no meaning because the burst length is 1, therefore all burst types are identical.

AWLOCK, ARLOCK

Not supported.

All accesses are defined to Normal accesses, equivalent to AWLOCK or ARLOCK equal to b0.

AWCACHE, ARCACHE

Not supported.
All accesses are defined to be equivalent to AWCACHE or ARCACHE equal to b0000.

**WLAST, RLAST** Not supported.

All bursts are defined to be of length 1, equivalent to WLAST and RLAST always being asserted.

**RRESP, BRESP** Not fully supported.

The EXOKAY response is not supported on the RRESP and BRESP response channels.

### 14.2.3 Optional Signals

Multiple outstanding transactions are supported, but a slave design is allowed to restrict this by the appropriate manipulation of the handshake signals.

AXI IDs are not supported. This defines that all transactions must be in order and all accesses must use a single fixed ID value.

Slaves can optionally support AXI ID signals to allow the slave to be used on a full AXI interface without modification. See Interoperability on page 14-6.

Data interleaving is not supported because the burst length is defined to be 1.

### 14.2.4 Bus width

AXI4-Lite has a fixed data bus width and all transactions are the same width as the data bus. Two options for data bus width are supported, either 32-bit or 64-bit.

It is anticipated that:
- the majority of components use a 32-bit interface
- only components requiring 64-bit atomic accesses are likely to use a 64-bit interface.

It is acceptable for a 64-bit component to be designed so that it can be accessed by 32-bit masters, but all the transactions to the component must be viewed as 64-bit transactions.

**Note**

This interoperability can be achieved by including, in the register map of the component, locations that are suitable for access by a 32-bit master. Such locations would typically only use the lower 32-bits of the data bus.
14.2.5 Write strobes

Writes strobes are supported on the interface. This allows multi-sized registers to be implemented and also allows memory structures to be implemented that can be written using byte and half word accesses.

All master interfaces and interconnect must provide correct write strobes.

Any slave component can choose whether to make use of the write strobes. The options permitted are:

- to make full use of the write strobes
- to ignore the write strobes and treat all write accesses as being the full data bus width
- to detect write strobe combinations that are not supported and provide an error response.

Any slave component that is providing memory-like behavior must fully support write strobes.

If conversion is being used from full AXI to AXI4-Lite, it is acceptable for a write transaction to be generated on AXI4-Lite with all write strobes deasserted. Automatic suppression of such transactions is permitted but not required. See Conversion, Protection, and Detection on page 14-9.
14.3 Interoperability

This section describes the interoperability of AXI and AXI4-Lite masters and slaves. Table 14-2 shows the possible combinations of interface and illustrates that the only case requiring special consideration is an AXI master connecting to an AXI4-Lite slave.

Table 14-2 Full AXI and AXI4-Lite interoperability

<table>
<thead>
<tr>
<th>Master</th>
<th>Slave</th>
<th>Interoperability</th>
</tr>
</thead>
<tbody>
<tr>
<td>AXI</td>
<td>AXI</td>
<td>Fully operational</td>
</tr>
<tr>
<td>AXI4-Lite</td>
<td>AXI4-Lite</td>
<td>Fully operational</td>
</tr>
<tr>
<td>AXI</td>
<td>AXI4-Lite</td>
<td>AXI ID reflection required. Conversion might be required.</td>
</tr>
<tr>
<td>AXI4-Lite</td>
<td>AXI</td>
<td>Fully operational</td>
</tr>
</tbody>
</table>

14.3.1 Bridge requirements of AXI4-Lite slaves

As Table 14-2 shows, the only interoperability scenario that requires special consideration is the connection of an AXI4-Lite slave interface to a full AXI master interface.

ID reflection is required, that takes the AXI ID associated with the address of a transaction and returns the same ID alongside the read data or write response. This is required because the master needs the returning ID to correctly identify the transaction response.

If it cannot be ensured that the AXI master interface will only generate transactions within the AXI4-Lite subset, then some form of adaption is required. See Conversion, Protection, and Detection on page 14-9.

14.3.2 ID reflection for AXI4-Lite slaves

An AXI4-Lite slave can be designed to include ID reflection logic. This allows the slave to be used on a full AXI interface, without a bridge function, in a system that guarantees that the slave can only be accessed by transactions that fall within the AXI4-Lite subset.

--- Note ---

It is recommended that the ID reflection logic uses AWID, instead of WID, to ensure compatibility with both AXI3 and AXI4.
14.4 Defined conversion mechanism

This section describes the process required to convert any legal AXI transaction for use on AXI4-Lite. See Conversion, Protection, and Detection on page 14-9 for a more detailed discussion on the advantages and disadvantages of the various approaches that might be used.

14.4.1 Conversion rules

It is assumed that the AXI data width will be equal to or greater than the AXI4-Lite data width. If this is not the case then the AXI data width must first be converted to the AXI4-Lite data width.

The rules for conversion from a full AXI interface are as follows:

- If a transaction has a burst length greater than 1 then the burst is broken into multiple transactions of burst length 1. The number of transactions that are created will depend on the burst length of the original transaction.

- The conversion of bursts with a length greater than 1 must take into consideration the burst type when generating the address for subsequent beats of the burst. An unaligned start address must be incremented and aligned for subsequent beats of an INCR or WRAP burst. For a FIXED burst the same address can be used for all beats.

- Where a write burst with length greater than 1 is converted into multiple write bursts the response for each of the generated transactions must be combined together to produce a single response for the original burst. Any error response is considered sticky, that is, if an error response is received for any of the generated transactions it is retained and the single combined response indicates an error. If both a SLVERR and a DECERR are received then the first response received is the one that is used for the combined response. EXOKAY responses are not permitted on AXI4-Lite, so this option does not need to be considered.

- A transaction that is wider than the AXI4-Lite interface it is destined for is broken into multiple transactions of the same width as the AXI4-Lite interface. For transactions with an unaligned start address, the breaking up of the burst occurs on AXI4-Lite interface width aligned boundaries.

- Where a wide transaction is converted to multiple narrower transactions a combined response must be used for the original transaction. Any error response is considered sticky. If both a SLVERR and a DECERR are received then the first response received is used for the combined response. EXOKAY responses are not permitted on AXI4-Lite, so this option does not need to be considered.

- Transactions that are narrower than the AXI4-Lite interface are passed directly and are not converted.

- Write strobes are passed directly and are not converted.

- Write transactions with no strobes can be passed directly and are not required to be suppressed.

- The AWLOCK and ARLOCK signals are discarded for all transactions. For a sequence of locked transactions the guaranteed nature of the locking is lost. However, it is only when there is a downstream arbitration point that the locked nature of the transactions is lost. For an exclusive sequence, the fail-safe signaling of AXI is such that the exclusive write must always fail.
• The AWCACHE and ARCACHE signals are discarded. All transactions are treated as Non-modifiable and Non-bufferable. This is acceptable as it is functionally correct to treat Modifiable accesses as Non-modifiable and Bufferable accesses as Non-bufferable.

• The AWPROT and ARPROT signals are passed directly and are not converted.

• The WLAST and RLAST signals are discarded.
14.5 **Conversion, Protection, and Detection**

Connection of an AXI4-Lite slave to an AXI4 master requires some form of adaption if it cannot be ensured that the master will only issue transactions within the AXI4-Lite subset.

This section describes three techniques that can be adopted in a system design to aid with the interoperability of components and the debugging of system design problems. These techniques are:

- **Conversion** This requires the conversion of all transactions to a format that is compatible with the AXI4-Lite subset.
- **Protection** This requires the detection of a non-compliant transaction, followed by the suppression of the transaction and the return of an error response to the master that generated the transaction.
- **Detection** This requires observing any transaction that falls outside of the AXI4-Lite subset and notifying the software of the unexpected access, while still allowing the access to proceed.

14.5.1 **Conversion and protection levels**

There are several different levels of conversion and protection that can be implemented:

- **Full conversion**
  This converts all forms of AXI transaction, as described in *Defined conversion mechanism* on page 14-7.

- **Simple conversion with protection**
  This propagates transactions that only require a simple conversion, like the discarding of **AWLOCK** and **ARLOCK** or **AWCACHE** and **ARCACHE**, but suppresses and error reports transactions that require a more complex task, like burst length or data width conversion.

- **Full protection**
  Suppress and generate an error for every transaction that does not fall within the AXI4-Lite subset.

14.5.2 **Implementation considerations**

A protection mechanism that suppresses transactions must provide a protocol-compliant error response to prevent deadlock. For example, read burst transactions require an error for each beat of the burst and a correctly asserted **RLAST** signal.

Detection used alongside conversion allows hardware to be designed that does not prevent unexpected accesses from occurring, but does provide a mechanism for notifying the software of the unexpected access, thus speeding up the debug process.

In complex designs the advantage of the conversion plus detection approach is that it allows unforeseen future usage models to be supported. For example, at design time it might be considered that only the processor programs the control register of a peripheral, but in practice, the peripheral might need to be programmed by other devices, like a DSP or a DMA controller, that is not able to generate exactly the required AXI4-Lite access.
The advantages and disadvantages of the different approaches are summarized as:

- Protection requires a lower gate count.
- Conversion ensures the interface can operate with unforeseen accesses.
- Conversion increases the portability of software from one system to another.
- Conversion might allow more efficient use of the AXI infrastructure. For example, a burst of writes to a FIFO can be issued as a single burst, rather than needing to be issued as a set of single transactions.
- Conversion might allow more efficient use of narrow links, where the address and data payload signals are shared.
- Conversion provides more flexibility in component types that can be placed on the AXI4-Lite interface. By converting bursts and allowing sparse strobes it is possible to place memory on AXI4-Lite, with no burst conversion required in the memory device. This is essentially a sharing of the burst conversion logic.
Appendix A
Revisions

This appendix describes the technical changes between released issues of this book.

Table A-1 Issue B

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>First release of Version 1.0</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Table A-2 Differences between issue B and issue C

<table>
<thead>
<tr>
<th>Change</th>
<th>Location</th>
<th>Affects</th>
</tr>
</thead>
<tbody>
<tr>
<td>Additional section describing the chapter layout of Version 2.0 of the document</td>
<td>AXI revisions on page 1-2</td>
<td>All revisions</td>
</tr>
<tr>
<td>Additional details on the constraints for the VALID and READY handshake</td>
<td>Handshake process on page 3-2</td>
<td>All revisions</td>
</tr>
<tr>
<td>Additional equation for wrapping bursts</td>
<td>Burst address on page 4-7</td>
<td>All revisions</td>
</tr>
<tr>
<td>Additional chapter describing the AXI4 update to the AXI3 protocol</td>
<td>Chapter 13 AXI4</td>
<td>All revisions</td>
</tr>
<tr>
<td>Additional chapter describing the AXI4-Lite subset of the AXI4 protocol</td>
<td>Chapter 14 AXI4-Lite</td>
<td>All revisions</td>
</tr>
<tr>
<td>Appendix added describing changes made between issues of the document</td>
<td>Appendix A Revisions</td>
<td>All revisions</td>
</tr>
</tbody>
</table>