

Clock/Reset

module mult_acc_array(

input clk,
input rst,

void mult_acc_array(

int input[SIZE], → input [(32*SIZE)-1:0] in,

int factor, → input [31:0] factor,

int &result) → output [63:0] result,

input d_available,
output d_ready

);

handshake

**Ativo com
dados
disponíveis**

**Ativo quando
pronto para ler**