Classic Timing Analyzer report for xorBlock
Tue Sep 11 19:43:01 2007
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                          ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From     ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.646 ns    ; plain[1] ; cipher[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;          ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------+-----------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To        ;
+-------+-------------------+-----------------+----------+-----------+
; N/A   ; None              ; 8.646 ns        ; plain[1] ; cipher[1] ;
; N/A   ; None              ; 8.580 ns        ; key[2]   ; cipher[2] ;
; N/A   ; None              ; 8.540 ns        ; plain[4] ; cipher[4] ;
; N/A   ; None              ; 8.483 ns        ; plain[2] ; cipher[2] ;
; N/A   ; None              ; 8.461 ns        ; key[1]   ; cipher[1] ;
; N/A   ; None              ; 8.454 ns        ; plain[6] ; cipher[6] ;
; N/A   ; None              ; 8.361 ns        ; key[4]   ; cipher[4] ;
; N/A   ; None              ; 8.353 ns        ; key[6]   ; cipher[6] ;
; N/A   ; None              ; 8.073 ns        ; key[0]   ; cipher[0] ;
; N/A   ; None              ; 7.915 ns        ; plain[3] ; cipher[3] ;
; N/A   ; None              ; 7.800 ns        ; plain[7] ; cipher[7] ;
; N/A   ; None              ; 7.798 ns        ; plain[5] ; cipher[5] ;
; N/A   ; None              ; 7.798 ns        ; plain[0] ; cipher[0] ;
; N/A   ; None              ; 7.619 ns        ; key[5]   ; cipher[5] ;
; N/A   ; None              ; 7.614 ns        ; key[7]   ; cipher[7] ;
; N/A   ; None              ; 7.605 ns        ; key[3]   ; cipher[3] ;
+-------+-------------------+-----------------+----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep 11 19:43:00 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xorBlockCipher -c xorBlock --timing_analysis_only
Info: Longest tpd from source pin "plain[1]" to destination pin "cipher[1]" is 8.646 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AA12; Fanout = 1; PIN Node = 'plain[1]'
    Info: 2: + IC(3.673 ns) + CELL(0.366 ns) = 5.126 ns; Loc. = LC_X25_Y1_N2; Fanout = 1; COMB Node = 'cipher~1'
    Info: 3: + IC(1.116 ns) + CELL(2.404 ns) = 8.646 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'cipher[1]'
    Info: Total cell delay = 3.857 ns ( 44.61 % )
    Info: Total interconnect delay = 4.789 ns ( 55.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 106 megabytes of memory during processing
    Info: Processing ended: Tue Sep 11 19:43:01 2007
    Info: Elapsed time: 00:00:01


