

# $\Pi$ -Ware: Hardware Description with Dependent Types

João Paulo Pizani Flor, B.Sc  
`<j.p.pizaniflor@students.uu.nl>`

dr. W. S. Swierstra  
`<w.s.swierstra@uu.nl>`

Department of Information and Computing Sciences  
Utrecht University

Saturday 12<sup>th</sup> July, 2014

Intro

Quick intro

Context

Inspired by

Dive into  
 $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next  
steps

Current work

Next steps



Universiteit Utrecht

# Table of Contents

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Section 1

## Intro

### Intro

Quick intro

Context

Inspired by

### Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

### Current / next steps

Current work

Next steps



Universiteit Utrecht

# One-sentence definition

$\Pi$ -Ware is a Domain-Specific Language (DSL) embedded in Agda for *modeling* hardware, *synthesizing* it and *reasoning* about its properties.

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Hardware Design

Hardware design is a *complex* and “*booming*” activity:

- ▶ Algorithms increasingly benefit from *hardware acceleration*
  - Moore's Law still holds
  - Microarchitecture optimization has diminishing returns
- ▶ Hardware development has stricter requirements
  - Mistakes found in “production” are much more serious
  - Thus the need for extensive validation/verification
    - Can encompass up to 50% of total development costs
- ▶ Need to combine productivity/ease-of-use with rigor
  - Detect mistakes *early*

## Intro

Quick intro

## Context

Inspired by

## Dive into Pi-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Hardware design

Functional programming has already been used to help hardware design (since the 1980s).

- ▶ First, *independent* DSLs (e.g. muFP)
- ▶ Then, as *embedded* DSLs
  - Prominently, in Haskell
- ▶ Question: How to use DTP to benefit hardware design?
  - Experimenting by embedding in a DTP language
  - Namely,  $\Pi$ -Ware is embedded in *Agda* (ITT, Martin-Löf)

## Intro

Quick intro

## Context

Inspired by

## Dive into

### $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Some features of Agda important for us

Not *exclusively*...

- ▶ Dependent inductive families
  - Circuits are indexed by the sizes/types of their ports
- ▶ Dependent pattern matching
- ▶ “Dependent type classes”
  - Dependent records + instance arguments
- ▶ Coinductive types / proofs
  - When modeling / proving sequential behaviour
- ▶ Parameterized modules

## Intro

Quick intro

## Context

Inspired by

## Dive into Pi-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Credit where credit is due

- ▶ Lava – *Haskell* (Chalmers)
  - Pragmatic, easy-to-use, popular
- ▶ ForSyDe – *Haskell* (KTH)
  - Hierarchical synthesis
  - Static size checking
- ▶ Coqet – *Coq* (INRIA)
  - *Main* influence
    - Reasoning about circuit behaviour with Coq's tactics
    - Models circuits with structural combinators

## Intro

Quick intro

Context

Inspired by

## Dive into

### $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

## Section 2

# Dive into $\Pi$ -Ware

Intro

Quick intro

Context

Inspired by

Dive into  
 $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next  
steps

Current work

Next steps



Universiteit Utrecht

# Modeling circuits

- ▶ Deep-embedded – explicit circuit inductive family:  $\mathbb{C}'$
- ▶ Descriptions are at *gate level* and *architectural*
  - Fundamental constructors: `Nil`, `Gate` (parameterized)
  - Constructors for structural combination

```
data C' : N → N → Set
```

```
data C' where
```

```
Nil : C' zero zero
```

```
Gate : (g# : Gates#) → C' (ins g#) (outs g#)
```

```
Plug : {i o : N} → (f : Fin o → Fin i) → C' i o
```

```
_»'_ : {i m o : N} → C' i m → C' m o → C' i o
```

```
_|'_ : {i1 o1 i2 o2 : N} → C' i1 o1 → C' i2 o2 → C' (i1 + i2) (o1 + o2)
```

```
_|+' : {i1 i2 o : N} → C' i1 o → C' i2 o → C' (suc (i1 ∪ i2)) o
```

Intro

Quick intro

Context

Inspired by

Dive into  
Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next  
steps

Current work

Next steps



Universiteit Utrecht

# Sequential circuits

- ▶ Built using `DelayLoop`, introduces state (latch)

`DelayLoop` :  $\{i\ o\ l : \mathbb{N}\} (c : \mathbb{C}'\ (i + l)\ (o + l))$

$\{p : \text{comb}'\ c\} \rightarrow \mathbb{C}'\ i\ o$

- ▶ Avoid evaluating combinational loops by carrying a proof

`comb'` :  $\{i\ o : \mathbb{N}\} \rightarrow \mathbb{C}'\ i\ o \rightarrow \text{Set}$

`comb'` `Nil` = `T`

`comb'` (`Gate` `_`) = `T`

`comb'` (`Plug` `_`) = `T`

`comb'` (`DelayLoop` `_`) = `⊥`

`comb'` ( $c_1 \gg' c_2$ ) = `comb'`  $c_1 \times \text{comb}'\ c_2$

## Intro

Quick intro

Context

Inspired by

## Dive into Pi-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Abstraction (Atomic)

- ▶ Circuits operate over *words*, which are made of Atom
  - PiWare “ships” with Bool atoms
  - Another example: IEEE1164 multi-valued (std\_logic)

```
record Atomic : Set1 where
```

```
  field
```

```
    Atom      : Set
```

```
    |Atom| - 1 : ℕ
```

```
    n → atom  : Fin (suc |Atom| - 1) → Atom
```

```
    atom → n  : Atom → Fin (suc |Atom| - 1)
```

```
inv-left  : ∀ i → atom → n (n → atom i) ≡ i
```

```
inv-right : ∀ a → n → atom (atom → n a) ≡ a
```

Intro

Quick intro

Context

Inspired by

Dive into

Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next  
steps

Current work

Next steps



Universiteit Utrecht

# Computation abstraction (Gates)

- ▶ Circuits parameterized by a record of “fundamental” Gates
  - Specifying each gate’s *interface* (input/output sizes)
  - And its *semantics* (as a function over *words*)

```
record Gates : Set where
  field
    |Gates| - 1 : ℕ
    ins outs : Fin (suc |Gates| - 1) → ℕ
    spec      : (g : Fin (suc |Gates| - 1)) → (W (ins g) → W (outs g))

  |Gates| = suc |Gates| - 1
  Gates# = Fin |Gates|
```

- ▶ “Black box” for semantics / reasoning
  - Correctness assumed

Intro  
Quick intro  
Context  
Inspired by

Dive into  
Π-Ware

Circuit syntax  
Two levels of abstraction  
Semantics / Reasoning  
Netlists

Current / next  
steps  
Current work  
Next steps



Universiteit Utrecht

# Data abstraction (input/output)

- ▶ The “core” circuit type ( $\textcolor{blue}{C}'$ ) is indexed by sizes ( $\textcolor{blue}{N}$ )
  - Has *words* of the respective sizes as inputs and outputs
- ▶ The high level type ( $\textcolor{blue}{C}$ ) is indexed by *meta* (Agda) types
  - Specifically, *finite* types

```
data C (α β : Set) {i j : N} : Set where
  MkC : { sα : ↓ W ↑ α {i} } { sβ : ↓ W ↑ β {j} }
    → C' i j → C α β {i} {j}
```

`comb` :  $\forall \{\alpha i \beta j\} \rightarrow \textcolor{blue}{C} \alpha \beta {i} {j} \rightarrow \text{Set}$

`comb (MkC c')` = `comb' c'`

Intro

Quick intro

Context

Inspired by

Dive into

Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next steps

Current work

Next steps



Universiteit Utrecht

# Data abstraction (Synthesizable)

- We define a *class* of *finite types*

- Practically, they are types which can be mapped to *words*
- The isomorphism resides in the *Synthesizable* type class

$\mathbf{W} : \mathbb{N} \rightarrow \mathbf{Set}$

$\mathbf{W} = \mathbf{Vec} \text{ Atom}$

record  $\Downarrow \mathbf{W} \Uparrow (\alpha : \mathbf{Set}) \{i : \mathbb{N}\} : \mathbf{Set}$  where

constructor  $\Downarrow \mathbf{W} \Uparrow [\_, \_]$

field

$\Downarrow : \alpha \rightarrow \mathbf{W} i$

$\Uparrow : \mathbf{W} i \rightarrow \alpha$

- Instances for  $\_\times\_, \_\oplus\_, \mathbf{Vec}, \mathbf{Bool}$

- Lack recursive instance search

Intro

Quick intro

Context

Inspired by

Dive into

$\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next steps

Current work

Next steps



Universiteit Utrecht

# Simulation semantics

- ▶ “Purely combinational” vs. sequential
- ▶ *Simulation* functions in 2 levels of abstraction
  - Low-level eval:  $\text{C}' i o \rightarrow (\text{W} i \rightarrow \text{W} o)$
  - High-level eval:  $\text{C} \alpha \beta \rightarrow (\alpha \rightarrow \beta)$

$\llbracket \_ \rrbracket' : \{i\ o : \mathbb{N}\} \rightarrow (c : \text{C}' i o) \{p : \text{comb}' c\} \rightarrow (\text{W} i \rightarrow \text{W} o)$

$\llbracket \text{Nil} \rrbracket' = \text{const } \varepsilon$

$\llbracket \text{Gate } g\# \rrbracket' = \text{spec } g\#$

$\llbracket \text{Plug } p \rrbracket' = \text{plugOutputs } p$

$\llbracket c_1 \gg' c_2 \rrbracket' \{p_1, p_2\} = \llbracket c_2 \rrbracket' \{p_2\} \circ \llbracket c_1 \rrbracket' \{p_1\}$

$\llbracket \_\_|' \_ \{i_1\} c_1 c_2 \rrbracket' \{p_1, p_2\} =$   
 $\text{uncurry}' \_\_++\_ \circ \text{map} (\llbracket c_1 \rrbracket' \{p_1\}) (\llbracket c_2 \rrbracket' \{p_2\}) \circ \text{splitAt}' i_1$

$\llbracket \_\_|+' \_ \{i_1\} c_1 c_2 \rrbracket' \{p_1, p_2\} = [\llbracket c_1 \rrbracket' \{p_1\}, \llbracket c_2 \rrbracket' \{p_2\}]' \circ \text{untag} \{i_1\}$

$\llbracket \text{DelayLoop } c \rrbracket' \{\} v$

## Intro

Quick intro

Context

Inspired by

## Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Simulation semantics

- ▶ “High-level” simulation has a pretty simple definition

$$\llbracket \_ \rrbracket : \forall \{\alpha i \beta j\} \rightarrow (c : \text{C } \alpha \beta \{i\} \{j\}) \{p : \text{comb } c\} \rightarrow (\alpha \rightarrow \beta)$$
$$\llbracket \_ \rrbracket (\text{MkC } \{s\alpha\} \{s\beta\} c') = \uparrow \circ \llbracket c' \rrbracket' \circ \downarrow$$
$$\llbracket \_ \rrbracket^* : \forall \{\alpha i \beta j\} \rightarrow \text{C } \alpha \beta \{i\} \{j\} \rightarrow (\text{Stream } \alpha \rightarrow \text{Stream } \beta)$$
$$\llbracket \_ \rrbracket^* (\text{MkC } \{s\alpha\} \{s\beta\} c') = \text{map } \uparrow \circ \llbracket c' \rrbracket^* \circ \text{map } \downarrow$$

- ▶ Let's go over sequential simulation in a bit more detail...

## Intro

Quick intro

Context

Inspired by

## Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Sequential simulation

- Modeled using *causal stream functions* (Uustalu, 2006)
  - Output depends on current and previous inputs, *not* future
  - Implemented in Agda as non-empty lists (`List+`)

`[] : {i o : ℕ} → C' i o → (W i ⇒ W o)`

`[ Nil ] (w0, _) = [ Nil ]' w0`

`[ Gate g# ] (w0, _) = [ Gate g# ]' w0`

`[ Plug p ] (w0, _) = plugOutputs p w0`

`[ DelayLoop {o = j} c ] = takev j ∘ delay {o = j} c`

`[ c1 »' c2 ] = [ c2 ] ∘ map+ [ c1 ] ∘ tails+`

`[ _|' {i1} c1 c2 ] = uncurry' _+ +_ ∘ map [ c1 ] [ c2 ] ∘ unzip+ ∘ splitAt+ i1`

`[ _|+' {i1} c1 c2 ] (w0, w-) with untag {i1} w0 | untagList {i1} w-`

`... | inj1 w10 | w1-, _ = [ c1 ] (w10, w1-)`

`... | inj2 w20 | _, w2- = [ c2 ] (w20, w2-)`

## Intro

Quick intro

Context

Inspired by

## Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Sequential simulation

- We “run” the causal eval to get a **Stream** based eval

$\Gamma : (\alpha : \text{Set}) \rightarrow \text{Set}$

$\Gamma = \text{List}^+$

$\_ \Rightarrow \_ : (\alpha \beta : \text{Set}) \rightarrow \text{Set}$

$\alpha \Rightarrow \beta = \Gamma \alpha \rightarrow \beta$

$\text{run} : \forall \{\alpha \beta\} \rightarrow (\alpha \Rightarrow \beta) \rightarrow (\text{Stream } \alpha \rightarrow \text{Stream } \beta)$

$\text{run } f (x^0 :: x^+) = \text{run}' f ((x^0, \text{[]}), b x^+) \text{ where}$

$\text{run}' : \forall \{\alpha \beta\} \rightarrow (\alpha \Rightarrow \beta) \rightarrow (\Gamma \alpha \times \text{Stream } \alpha) \rightarrow \text{Stream } \beta$

$\text{run}' f ((x^0, x^-), (x^1 :: x^+)) =$

$f (x^0, x^-) :: \# \text{run}' f ((x^1, x^0 :: x^-), b x^+)$

$\llbracket \_ \rrbracket^* : \{i o : \mathbb{N}\} \rightarrow \mathbb{C}' i o \rightarrow (\text{Stream } (\mathbb{W} i) \rightarrow \text{Stream } (\mathbb{W} o))$

$\llbracket \_ \rrbracket^* = \text{run} \circ \llbracket \_ \rrbracket$

Intro

Quick intro

Context

Inspired by

Dive into  
Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next  
steps

Current work

Next steps



Universiteit Utrecht

# Reasoning about circuit properties

- ▶ Use  $\llbracket \cdot \rrbracket$  and  $\llbracket \cdot \rrbracket^*$  to express circuit behaviour
- ▶ Functional correctness: equality with some *specification*
  - Also depends on the *Synthesizable* instances
  - Could benefit from proof automation (case analysis, etc.)
  - Investigating “proof combinators”

```
proofFaddBool : ∀ a b c →  $\llbracket \text{fadd} \rrbracket ((a , b) , c)$  ≡ faddSpec a b c
```

```
proofFaddBool true true true = refl
```

```
proofFaddBool true true false = refl
```

```
proofFaddBool true false true = refl
```

```
proofFaddBool true false false = refl
```

```
proofHaddBool : ∀ a b →  $\llbracket \text{hadd} \rrbracket (a , b)$  ≡ haddSpec a b
```

```
proofHaddBool a b = cong (__, __) (xorEquiv a b)
```

## Intro

Quick intro

Context

Inspired by

## Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps




Universiteit Utrecht

# Properties of sequential circuits

- ▶ Defining correctness of sequential circuits is not so trivial
- ▶ One (very simple) example: a shift register

shift : C B B

shift = delayC pSwap



- ▶ Currently working in this area

Intro

Quick intro

Context

Inspired by

Dive into  
Pi-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next  
steps

Current work

Next steps



Universiteit Utrecht

# Compiling to VHDL

- ▶ Π-Ware shall support compiling circuits into VHDL netlists
  - Main goal: generate *synthesizable* (IEEE 1076.3)
  - Secondary: hierarchical descriptions (components)
- ▶ Work in progress
  - More critical problems to be solved first

## Intro

Quick intro

Context

Inspired by

## Dive into

### Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

### Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Compiling to VHDL

Requirements for VHDL generation:

- ▶ The DSL must be *deep-embedded*
- ▶ “Fundamental” gates need to have a structural definition
  - Extra field of [Gates](#)
  - Mapping each gate to a piece of VHDL abstract syntax.
- ▶ To support hierarchical modeling:
  - Some form of “component” declaration in the circuit types
    - Investigate approaches for naming
    - Reflection could help

## Intro

Quick intro

Context

Inspired by

## Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

## Section 3

### Current / next steps

Intro

Quick intro

Context

Inspired by

Dive into

Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

Current / next  
steps

Current work

Next steps



Universiteit Utrecht

# Current work

## ► Proof properties of sequential circuits

- Using *bisimilarity*
- For example, for the shift register we have seen:

shift : C B B

shift = delayC pSwap

proofShiftTail :  $\forall \{ins\} \rightarrow \text{tail} ([\![ \text{shift} ]\!]^* ins) \approx ins$

proofShiftTail = undefined

### Intro

Quick intro

Context

Inspired by

### Dive into Pi-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

### Current / next steps

Current work

Next steps



Universiteit Utrecht

# Current work

## ▶ Proof combinators

```
_»≡' _ : {i m o : ℕ} {f1 : W i → W m} {f2 : W m → W o}  
  {c1 : C' i m} {c2 : C' m o} {p1 : comb' c1} {p2 : comb' c2}  
  → (forall v1 → [_]' {i} {m} c1 {p1} v1 ≡ f1 v1)  
  → (forall v2 → [_]' {m} {o} c2 {p2} v2 ≡ f2 v2)  
  → (forall v → [_]' {i} {o} (c1 »' c2) {p1 comb»' p2} v ≡ (f2 ∘ f1) v)  
_»≡' _ {f1 = f1} pc1 pc2 v rewrite sym (pc2 (f1 v)) | sym (pc1 v) = refl
```

### Intro

Quick intro

Context

Inspired by

### Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

### Current / next steps

Current work

Next steps



Universiteit Utrecht

# Next steps

- ▶ VHDL generation
- ▶ Proof automation
  - Case analysis, boring proofs – reflection
  - Better instance search
    - Auto (Kokke, Swierstra)

## Intro

Quick intro

Context

Inspired by

## Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



Universiteit Utrecht

# Thank you!

# Questions?



Universiteit Utrecht