

# $\Pi$ -Ware: Hardware Description with Dependent Types

João Paulo Pizani Flor, B.Sc  
<j.p.pizaniflor@students.uu.nl>

dr. W. S. Swierstra  
<w.s.swierstra@uu.nl>

Department of Information and Computing Sciences  
Utrecht University

Saturday 12<sup>th</sup> July, 2014

## Intro

- Quick intro
- Context
- Inspired by

## Dive into $\Pi$ -Ware

- Circuit syntax
- Two levels of abstraction
- Semantics / Reasoning
- Netlists

## Current / next steps

- Current work
- Next steps



# Table of Contents

## Intro

- Quick intro
- Context
- Inspired by

## Dive into $\Pi$ -Ware

- Circuit syntax
- Two levels of abstraction
- Semantics / Reasoning
- Netlists

## Current / next steps

- Current work
- Next steps

## Intro

- Quick intro
- Context
- Inspired by

## Dive into $\Pi$ -Ware

- Circuit syntax
- Two levels of abstraction
- Semantics / Reasoning
- Netlists

## Current / next steps

- Current work
- Next steps



# Section 1

## Intro

### Intro

- Quick intro
- Context
- Inspired by

### Dive into $\Pi$ -Ware

- Circuit syntax
- Two levels of abstraction
- Semantics / Reasoning
- Netlists

### Current / next steps

- Current work
- Next steps



# One-sentence definition

$\Pi$ -Ware is a Domain-Specific Language (DSL) embedded in Agda for *modeling* hardware, *synthesizing* it and *reasoning* about its properties.

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Hardware Design

Hardware design is a *complex* and “*booming*” activity:

- ▶ Algorithms increasingly benefit from *hardware acceleration*
  - Moore’s Law still holds
  - Microarchitecture optimization has diminishing returns
- ▶ Hardware development has stricter requirements
  - Mistakes found in “production” are much more serious
  - Thus the need for extensive validation/verification
    - Can encompass up to 50% of total development costs
- ▶ Need to combine productivity/ease-of-use with rigor
  - Detect mistakes *early*

## Intro

Quick intro

Context

Inspired by

## Dive into Π-Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Hardware design

Functional programming has already been used to help hardware design (since the 1980s).

- ▶ First, *independent* DSLs (e.g. muFP)
- ▶ Then, as *embedded* DSLs
  - Prominently, in Haskell
- ▶ Question: How to use DTP to benefit hardware design?
  - Experimenting by embedding in a DTP language
  - Namely,  $\Pi$ -Ware is embedded in *Agda* (ITT, Martin-Löf)

## Intro

Quick intro

## Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Some features of Agda important for us

Not *exclusively*...

- ▶ Dependent inductive families
  - Circuits are indexed by the sizes/types of their ports
- ▶ Dependent pattern matching
- ▶ “Dependent type classes”
  - Dependent records + instance arguments
- ▶ Coinductive types / proofs
  - When modeling / proving sequential behaviour
- ▶ Parameterized modules

## Intro

Quick intro

## Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Credit where credit is due

- ▶ Lava – *Haskell* (Chalmers)
  - Pragmatic, easy-to-use, popular
- ▶ ForSyDe – *Haskell* (KTH)
  - Hierarchical synthesis
  - Static size checking
- ▶ Coquet – *Coq* (INRIA)
  - *Main* influence
    - Reasoning about circuit behaviour with Coq's tactics
    - Models circuits with structural combinators

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps





## Section 2

# Dive into $\Pi$ -Ware

### Intro

Quick intro

Context

Inspired by

### Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

### Current / next steps

Current work

Next steps



# Modeling circuits

- ▶ Deep-embedded – explicit circuit inductive family:  $\mathcal{C}'$
- ▶ Descriptions are at *gate level* and *architectural*
  - Fundamental constructors: Nil, Gate (parameterized)
  - Constructors for structural combination

data  $\mathcal{C}' : \mathbb{N} \rightarrow \mathbb{N} \rightarrow \text{Set}$

data  $\mathcal{C}'$  where

Nil :  $\mathcal{C}'$  zero zero

Gate :  $(g\# : \text{Gates}\#) \rightarrow \mathcal{C}'$  (ins  $g\#$ ) (outs  $g\#$ )

Plug :  $\{i\ o : \mathbb{N}\} \rightarrow (f : \text{Fin } o \rightarrow \text{Fin } i) \rightarrow \mathcal{C}'\ i\ o$

$\_ \gg \_$  :  $\{i\ m\ o : \mathbb{N}\} \rightarrow \mathcal{C}'\ i\ m \rightarrow \mathcal{C}'\ m\ o \rightarrow \mathcal{C}'\ i\ o$

$\_ | \_$  :  $\{i_1\ o_1\ i_2\ o_2 : \mathbb{N}\} \rightarrow \mathcal{C}'\ i_1\ o_1 \rightarrow \mathcal{C}'\ i_2\ o_2 \rightarrow \mathcal{C}'\ (i_1 + i_2)\ (o_1 + o_2)$

$\_ | + \_$  :  $\{i_1\ i_2\ o : \mathbb{N}\} \rightarrow \mathcal{C}'\ i_1\ o \rightarrow \mathcal{C}'\ i_2\ o \rightarrow \mathcal{C}'\ (\text{succ } (i_1 \sqcup i_2))\ o$

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Sequential circuits

- ▶ Built using `DelayLoop`, introduces state (latch)

$$\text{DelayLoop} : \{i\ o\ l : \mathbb{N}\} (c : \mathbb{C}'\ (i + l)\ (o + l))$$
$$\{p : \text{comb}'\ c\} \rightarrow \mathbb{C}'\ i\ o$$

- ▶ Avoid evaluating combinational loops by carrying a proof

$$\text{comb}' : \{i\ o : \mathbb{N}\} \rightarrow \mathbb{C}'\ i\ o \rightarrow \text{Set}$$
$$\text{comb}'\ \text{Nil} = \top$$
$$\text{comb}'\ (\text{Gate}\ \_) = \top$$
$$\text{comb}'\ (\text{Plug}\ \_) = \top$$
$$\text{comb}'\ (\text{DelayLoop}\ \_) = \perp$$
$$\text{comb}'\ (c_1 \gg' c_2) = \text{comb}'\ c_1 \times \text{comb}'\ c_2$$

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps









# Data abstraction (Synthesizable)

- ▶ We define a *class of finite types*
  - Practically, they are types which can be mapped to *words*
  - The isomorphism resides in the `Synthesizable` type class

$W : \mathbb{N} \rightarrow \text{Set}$

$W = \text{Vec Atom}$

`record`  $\Downarrow W \Uparrow (\alpha : \text{Set}) \{i : \mathbb{N}\} : \text{Set}$  `where`

`constructor`  $\Downarrow W \Uparrow [\_, \_]$

`field`

$\Downarrow : \alpha \rightarrow W\ i$

$\Uparrow : W\ i \rightarrow \alpha$

- ▶ Instances for `_ × _`, `_ ⊔ _`, `Vec`, `Bool`
  - Lack recursive instance search

## Intro

Quick intro

Context

Inspired by

## Dive into

### $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next

### steps

Current work

Next steps



# Simulation semantics

- ▶ “Purely combinational” vs. sequential
- ▶ *Simulation* functions in 2 levels of abstraction
  - Low-level eval:  $C' i o \rightarrow (W i \rightarrow W o)$
  - High-level eval:  $C \alpha \beta \rightarrow (\alpha \rightarrow \beta)$

$\llbracket \_ \rrbracket' : \{i o : \mathbb{N}\} \rightarrow (c : C' i o) \{p : \text{comb}' c\} \rightarrow (W i \rightarrow W o)$

$\llbracket \text{Nil} \rrbracket' = \text{const } \epsilon$

$\llbracket \text{Gate } g\# \rrbracket' = \text{spec } g\#$

$\llbracket \text{Plug } p \rrbracket' = \text{plugOutputs } p$

$\llbracket c_1 \gg c_2 \rrbracket' \{p_1, p_2\} = \llbracket c_2 \rrbracket' \{p_2\} \circ \llbracket c_1 \rrbracket' \{p_1\}$

$\llbracket \_ |' \_ \{i_1\} c_1 c_2 \rrbracket' \{p_1, p_2\} =$

$\text{uncurry}' \_ + \_ \circ \text{map } (\llbracket c_1 \rrbracket' \{p_1\}) (\llbracket c_2 \rrbracket' \{p_2\}) \circ \text{splitAt}' i_1$

$\llbracket \_ | +' \_ \{i_1\} c_1 c_2 \rrbracket' \{p_1, p_2\} = [ \llbracket c_1 \rrbracket' \{p_1\}, \llbracket c_2 \rrbracket' \{p_2\} ]' \circ \text{untag } \{i_1\}$

$\llbracket \text{DelayLoop } c \rrbracket' \{()\} v$

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps





# Simulation semantics

- ▶ “High-level” simulation has a pretty simple definition

$$\llbracket \_ \rrbracket : \forall \{ \alpha \ i \ \beta \ j \} \rightarrow (c : \mathbb{C} \ \alpha \ \beta \ \{i\} \ \{j\}) \ \{p : \text{comb } c\} \rightarrow (\alpha \rightarrow \beta)$$

$$\llbracket \_ \rrbracket (\text{MkC } \llbracket s\alpha \rrbracket \llbracket s\beta \rrbracket c') = \uparrow \circ \llbracket c' \rrbracket' \circ \downarrow$$

$$\llbracket \_ \rrbracket^* : \forall \{ \alpha \ i \ \beta \ j \} \rightarrow \mathbb{C} \ \alpha \ \beta \ \{i\} \ \{j\} \rightarrow (\text{Stream } \alpha \rightarrow \text{Stream } \beta)$$

$$\llbracket \_ \rrbracket^* (\text{MkC } \llbracket s\alpha \rrbracket \llbracket s\beta \rrbracket c') = \text{map } \uparrow \circ \llbracket c' \rrbracket^{*'} \circ \text{map } \downarrow$$

- ▶ Let's go over sequential simulation in a bit more detail...

## Intro

Quick intro

Context

Inspired by

## Dive into

### $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next

### steps

Current work

Next steps



# Sequential simulation

- ▶ Modeled using *causal stream functions* (Uustalu, 2006)
  - Output depends on current and previous inputs, *not* future
  - Implemented in Agda as non-empty lists ([List<sup>+</sup>](#))

$\llbracket \_ \rrbracket : \{i\ o : \mathbb{N}\} \rightarrow \mathbb{C}'\ i\ o \rightarrow (\mathbb{W}\ i \Rightarrow \mathbb{W}\ o)$

$\llbracket \text{Nil} \ \_ \rrbracket (w^0, \_ ) = \llbracket \text{Nil} \rrbracket' w^0$

$\llbracket \text{Gate } g\# \rrbracket (w^0, \_ ) = \llbracket \text{Gate } g\# \rrbracket' w^0$

$\llbracket \text{Plug } p \rrbracket (w^0, \_ ) = \text{plugOutputs } p\ w^0$

$\llbracket \text{DelayLoop } \{o = j\} c \rrbracket = \text{take}_v\ j \circ \text{delay } \{o = j\} c$

$\llbracket c_1 \gg' c_2 \rrbracket = \llbracket c_2 \rrbracket \circ \text{map}^+ \llbracket c_1 \rrbracket \circ \text{tails}^+$

$\llbracket \_ | \_ \{i_1\} c_1\ c_2 \rrbracket = \text{uncurry}' \_ + \_ \circ \text{map} \llbracket c_1 \rrbracket \llbracket c_2 \rrbracket \circ \text{unzip}^+ \circ \text{splitAt}^+ i_1$

$\llbracket \_ | +' \_ \{i_1\} c_1\ c_2 \rrbracket (w^0, w^-) \text{ with } \text{untag } \{i_1\} w^0 \mid \text{untagList } \{i_1\} w^-$

$\dots \mid \text{inj}_1 w_1^0 \mid w_1^-, \_ = \llbracket c_1 \rrbracket (w_1^0, w_1^-)$

$\dots \mid \text{inj}_2 w_2^0 \mid \_ , w_2^- = \llbracket c_2 \rrbracket (w_2^0, w_2^-)$

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Sequential simulation

- ▶ We “run” the causal eval to get a **Stream** based eval

$$\Gamma : (\alpha : \text{Set}) \rightarrow \text{Set}$$

$$\Gamma = \text{List}^+$$

$$\_ \Rightarrow \_ : (\alpha \beta : \text{Set}) \rightarrow \text{Set}$$

$$\alpha \Rightarrow \beta = \Gamma \alpha \rightarrow \beta$$

$$\text{run} : \forall \{\alpha \beta\} \rightarrow (\alpha \Rightarrow \beta) \rightarrow (\text{Stream } \alpha \rightarrow \text{Stream } \beta)$$

$$\text{run } f (x^0 :: x^+) = \text{run}' f ((x^0, []), \flat x^+) \text{ where}$$

$$\text{run}' : \forall \{\alpha \beta\} \rightarrow (\alpha \Rightarrow \beta) \rightarrow (\Gamma \alpha \times \text{Stream } \alpha) \rightarrow \text{Stream } \beta$$

$$\text{run}' f ((x^0, x^-), (x^1 :: x^+)) =$$

$$f (x^0, x^-) :: \# \text{run}' f ((x^1, x^0 :: x^-), \flat x^+)$$

$$[\_] *' : \{i o : \mathbb{N}\} \rightarrow \mathbb{C}' i o \rightarrow (\text{Stream } (\mathbb{W} i) \rightarrow \text{Stream } (\mathbb{W} o))$$

$$[\_] *' = \text{run} \circ [\_]$$

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Reasoning about circuit properties

- ▶ Use  $\llbracket \_ \rrbracket$  and  $\llbracket \_ \rrbracket^*$  to express circuit *behaviour*
- ▶ Functional correctness: equality with some *specification*
  - Also depends on the `Synthesizable` instances
  - Could benefit from proof automation (case analysis, etc.)
  - Investigating “proof combinators”

```
proofFaddBool :  $\forall a b c \rightarrow \llbracket \text{fadd} \rrbracket ((a , b) , c) \equiv \text{faddSpec } a b c$ 
```

```
proofFaddBool true true true = refl
```

```
proofFaddBool true true false = refl
```

```
proofFaddBool true false true = refl
```

```
proofFaddBool true false false = refl
```

```
proofHaddBool :  $\forall a b \rightarrow \llbracket \text{hadd} \rrbracket (a , b) \equiv \text{haddSpec } a b$ 
```

```
proofHaddBool a b = cong ( $\_ , \_ (a \wedge b)$ ) (xorEquiv a b)
```

## Intro

Quick intro

Context

Inspired by

## Dive into

### $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next

### steps

Current work

Next steps




# Properties of sequential circuits

- ▶ Defining correctness of sequential circuits is not so trivial
- ▶ One (very simple) example: a shift register

`shift : C B B`

`shift = delayC pSwap`



- ▶ Currently working in this area

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Compiling to VHDL

- ▶  $\Pi$ -Ware shall support compiling circuits into VHDL netlists
  - Main goal: generate *synthesizable* (IEEE 1076.3)
  - Secondary: hierarchical descriptions (components)
- ▶ Work in progress
  - More critical problems to be solved first

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



# Compiling to VHDL

Requirements for VHDL generation:

- ▶ The DSL must be *deep-embedded*
- ▶ “Fundamental” gates need to have a structural definition
  - Extra field of **Gates**
  - Mapping each gate to a piece of VHDL abstract syntax.
- ▶ To support hierarchical modeling:
  - Some form of “component” declaration in the circuit types
    - Investigate approaches for naming
    - Reflection could help

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

Next steps



## Section 3

# Current / next steps

### Intro

- Quick intro
- Context
- Inspired by

### Dive into $\Pi$ -Ware

- Circuit syntax
- Two levels of abstraction
- Semantics / Reasoning
- Netlists

### Current / next steps

- Current work
- Next steps







# Current work

## ► Proof combinators

$$\begin{aligned} \_ \gg \equiv' \_ & : \{i \ m \ o : \mathbb{N}\} \{f_1 : \mathbf{W} \ i \rightarrow \mathbf{W} \ m\} \{f_2 : \mathbf{W} \ m \rightarrow \mathbf{W} \ o\} \\ & \{c_1 : \mathbf{C}' \ i \ m\} \{c_2 : \mathbf{C}' \ m \ o\} \{p_1 : \mathbf{comb}' \ c_1\} \{p_2 : \mathbf{comb}' \ c_2\} \\ & \rightarrow (\forall v_1 \rightarrow \llbracket \_ \rrbracket' \{i\} \{m\} \ c_1 \{p_1\} \ v_1 \equiv f_1 \ v_1) \\ & \rightarrow (\forall v_2 \rightarrow \llbracket \_ \rrbracket' \{m\} \{o\} \ c_2 \{p_2\} \ v_2 \equiv f_2 \ v_2) \\ & \rightarrow (\forall v \rightarrow \llbracket \_ \rrbracket' \{i\} \{o\} \ (c_1 \gg' c_2) \{p_1 \ \mathbf{comb}\gg' \ p_2\} \ v \equiv (f_2 \circ f_1) \ v) \\ \_ \gg \equiv' \_ & \{f_1 = f_1\} \ p c_1 \ p c_2 \ v \ \mathbf{rewrite} \ \mathbf{sym} \ (p c_2 \ (f_1 \ v)) \mid \ \mathbf{sym} \ (p c_1 \ v) = \mathbf{refl} \end{aligned}$$

### Intro

- Quick intro
- Context
- Inspired by

### Dive into $\Pi$ -Ware

- Circuit syntax
- Two levels of abstraction
- Semantics / Reasoning
- Netlists

### Current / next steps

- Current work
- Next steps



# Next steps

- ▶ VHDL generation
- ▶ Proof automation
  - Case analysis, boring proofs – reflection
  - Better instance search
    - Auto (Kokke, Swierstra)

## Intro

Quick intro

Context

Inspired by

## Dive into $\Pi$ -Ware

Circuit syntax

Two levels of abstraction

Semantics / Reasoning

Netlists

## Current / next steps

Current work

**Next steps**



Thank you!

Questions?

