

# $\Pi$ -Ware: An Embedded Hardware Description Language using Dependent Types

Author: João Paulo Pizani Flor  
`<joaopizani@uu.nl>`

Supervisor: Wouter Swierstra  
`<w.s.swierstra@uu.nl>`

Department of Information and Computing Sciences  
Utrecht University

Tuesday 26<sup>th</sup> August, 2014

Introduction

What is  $\Pi$ -Ware

Background

Research Question

Research Question / Methodology

DTP / Agda

Big picture

Agda

$\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

Conclusions

Summary

Future work



Universiteit Utrecht

# What is $\Pi$ -Ware

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# What is $\Pi$ -Ware

" $\Pi$ -Ware is a Domain-Specific Language (DSL) for hardware, embedded in the dependently-typed *Agda* programming language. It allows for the description, simulation, synthesis and verification of circuits, all in the same language."

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Background

## Introduction

What is  $\Pi$ -Ware

## Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



**Universiteit Utrecht**

# Hardware design is hard(er)

- ▶ Strict(er) correctness requirements
  - You can't simply *update* a full-custom chip after production
    - Intel Pentium's FDIV
  - Expensive verification / validation
    - Up to 50% of development costs
- ▶ Low-level details (more) important
  - Layout / area
  - Power consumption / fault tolerance

## Introduction

What is Π-Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## Π-Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



Universiteit Utrecht

# Hardware design is growing

- ▶ Moore's law will still apply for some time
  - We can keep packing more transistors into same silicon area
- ▶ **But** optimizations in CPUs display diminishing returns
  - Thus, more algorithms *directly* in hardware

## Introduction

What is Π-Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Hardware Description Languages

- ▶ All started in the 1980s
- ▶ *De facto* industry standards: VHDL and Verilog
- ▶ Were intended for *simulation*, not modelling or synthesis
  - *Unsynthesizable* constructs
  - Widely variable tool support

## Introduction

What is Π-Ware

## Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## Π-Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



Universiteit Utrecht

# Functional Hardware Description

- ▶ A functional program describes a circuit
  - Easier to *reason* about program properties
  - Inherently *parallel* and *stateless* semantics
- ▶ Several *functional* HDLs during the 1980s
  - For example,  $\mu$ FP [Sheeran, 1984]
- ▶ Later, *embedded* hardware DSLs
  - For example, Lava (Haskell) [Bjesse et al., 1998]

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Embedded DSLs for Hardware

## ► Lava

- Simulation / Synthesis / Verification
- Limitations: almost untyped / no *size checks*

```
adder :: ([Signal Bool], ([Signal Bool], [Signal Bool]))  
        -> ([Signal Bool], Signal Bool)
```

## ► Others:

- ForSyDe [Sander and Jantsch, 1999]
- Hawk [Launchbury et al., 1999], etc.

### Introduction

What is  $\Pi$ -Ware

### Background

### Research Question

Research Question / Methodology

### DTP / Agda

big picture  
Agda

### $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

### Conclusions

Summary  
Future work



Universiteit Utrecht

# Dependently-Typed Programming

- ▶ Dependent type systems: systems in which types can *depend on values*
- ▶ It makes a big difference:
  - More expressivity
  - *Certified programming*
- ▶ DTP often touted as “successor” of functional programming
  - Very well-suited for DSLs [Oury and Swierstra, 2008]

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Research Question / Methodology

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Research Question / Methodology

## ► Question:

- What are the improvements that Dependently-Typed Programming (DTP) can bring to hardware design?
  - Compared to other functional hardware languages

## ► Methodology:

- Develop a hardware DSL, *embedded* in a dependently-typed language (Agda)
  - Allowing simulation, synthesis and verification

### Introduction

What is Π-Ware  
Background

### Research Question

Research Question /  
Methodology

### DTP / Agda

Big picture  
Agda

### Π-Ware

Circuit Syntax  
Semantics  
Proofs

### Conclusions

Summary  
Future work



# Big picture

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Dependently-Typed Programming

## ► Disclaimer: Suspend disbelief in syntax

- Examples are in *Agda*
- Syntax similar to Haskell, details further ahead

## ► Types can depend on values

- Example:  
`data Vec (a : Set) : ℕ → Set where...`
- Compare with Haskell:  
`data List (a :: *) :: * where`

## ► Types of arguments can depend on *values of previous arguments*

- Ensure a “safe” domain
- `take : (m : ℕ) → Vec α (m + n) → Vec α m`

### Introduction

What is  $\Pi$ -Ware  
Background

### Research Question

Research Question /  
Methodology

### DTP / Agda

Big picture  
Agda

### $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

### Conclusions

Summary  
Future work



Universiteit Utrecht

# Dependently-Typed Programming

- ▶ Type checking requires *evaluation* of functions
  - We want  $\text{Vec Bool} (2 + 2)$  to unify with  $\text{Vec Bool} 4$
- ▶ Consequence: all functions must be *total*
- ▶ Termination checker (heuristics)
  - Structurally-decreasing recursion
  - This passes the check:

```
add : ℕ → ℕ → ℕ
add zero      y = y
add (suc x') y = suc (add x' y)
```
  - This does not:

```
silly : ℕ → ℕ
silly zero      = zero
silly (suc n') = silly [ n' /2 ]
```

## Introduction

What is  $\Pi$ -Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



Universiteit Utrecht

# Dependently-Typed Programming

- ▶ Dependent pattern matching can *rule out* impossible cases
- ▶ Classic example: *safe head* function
  - $\text{head} : \text{Vec } \alpha (\text{suc } n) \rightarrow \alpha$
  - $\text{head } (x :: xs) = x$
  - The **only** constructor returning  $\text{Vec } \alpha (\text{suc } n)$  is  $\_ :: \_$

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Dependent types as logic

- ▶ Programming language / Theorem prover
  - Types as propositions, terms as proofs [Wadler, 2014]
- ▶ Example:

- Given the relation:

```
data _≤_ : ℕ → ℕ → Set where
  z≤n : ∀ {n}                                → zero ≤ n
  s≤s : ∀ {m n}    → m ≤ n → suc m ≤ suc n
```

- Proposition:

twoLEQFour :  $2 \leq 4$

- Proof:

```
twoLEQFour = s≤s (s≤s z≤n)
            s≤s (s≤s (z≤n : 0 ≤ 4) : 1 ≤ 4) : 2 ≤ 4
```

## Introduction

What is Π-Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Agda

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Agda syntax for Haskell programmers

## ► Liberal identifier lexing (Unicode **everywhere**)

- `a≡b+c` is a valid identifier, `a ≡ b + c` an expression
- Used a lot in Agda's standard library: `X`, `⊕`, `Λ`
- And in  $\Pi$ -Ware: `C`, `[| c |]`, `↓↓`, `↑↑`

## ► Mixfix notation

- `_[_]:=_` is the vector update function: `v [ # 3 ] := true.`
- `_[_]:=_ v (# 3) true`  $\iff$  `v [ # 3 ] := true`

## ► Almost nothing built-in

- `_+_ : ℕ → ℕ → ℕ` defined in `Data.Nat`
- `if_then_else_ : Bool → α → α → α` defined in `Data.Bool`

### Introduction

What is  $\Pi$ -Ware

Background

### Research Question

Research Question /  
Methodology

### DTP / Agda

Big picture

Agda

### $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

### Conclusions

Summary

Future work



Universiteit Utrecht

# Agda syntax for Haskell programmers

## ► Implicit arguments

- Don't have to be passed if Agda can **guess** it
- Syntax:  $\varepsilon : \{\alpha : \text{Set}\} \rightarrow \text{Vec } \alpha \text{ zero}$

## ► “For all” syntax: $\forall n \iff (n : \_)$

- Where  $\_$  means: guess this type (based on other args)
- Example:
  - $\forall n \rightarrow \text{zero} \leq n$
  - **data**  $\underline{\leq} : \mathbb{N} \rightarrow \mathbb{N} \rightarrow \text{Set}$

## ► It's common to combine both:

- $\forall \{\alpha\ n\} \rightarrow \text{Vec } \alpha (\text{suc } n) \rightarrow \alpha \iff \{\alpha : \_\} \{n : \_\} \rightarrow \text{Vec } \alpha n \rightarrow \alpha$

### Introduction

What is  $\Pi$ -Ware  
Background

### Research Question

Research Question /  
Methodology

### DTP / Agda

Big picture  
Agda

### $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

### Conclusions

Summary  
Future work



Universiteit Utrecht

# Circuit Syntax

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Low-level circuits

- ▶ Structural representation
- ▶ Untyped but *sized*

`data C' : N → N → Set`

`data C' where`

`Nil : C' zero zero`

`Gate : (g# : Gates#) → C' (|in| g#) (|out| g#)`

`Plug : ∀ {i o} → (f : Fin o → Fin i) → C' i o`

`DelayLoop : (c : C' (i + l) (o + l)) {comb' c} → C' i o`

`_»'__ : C' i m → C' m o → C' i o`

`_l'__ : C' i1 o1 → C' i2 o2 → C' (i1 + i2) (o1 + o2)`

`_l+'_ : C' i1 o → C' i2 o → C' (suc (i1 □ i2)) o`

## Introduction

What is Π-Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Atoms

- ▶ How to carry values of an Agda type in *one* wire
- ▶ Defined by the `Atomic` type class in `PiWare.Atom`

```
record Atomic : Set1 where
```

field

`Atom` : Set

`|Atom| - 1` :  $\mathbb{N}$

`n→atom` : Fin (suc `|Atom| - 1`)  $\rightarrow$  `Atom`

`atom→n` : `Atom`  $\rightarrow$  Fin (suc `|Atom| - 1`)

`inv-left` :  $\forall i \rightarrow atom \rightarrow n (n \rightarrow atom\ i) \equiv i$

`inv-right` :  $\forall a \rightarrow n \rightarrow atom (atom \rightarrow n\ a) \equiv a$

`|Atom| = suc |Atom| - 1`

`Atom# = Fin |Atom|`

Introduction

What is Π-Ware

Background

Research Question

Research Question / Methodology

DTP / Agda

Big picture

Agda

Π-Ware

Circuit Syntax

Semantics

Proofs

Conclusions

Summary

Future work



Universiteit Utrecht

# Atomic instances

- ▶ Examples of types that can be Atomic
  - Bool, std\_logic, other multi-valued logics
  - Predefined in the library: PiWare.Atom.Bool
- ▶ First, define how many atoms we are interested in
  - Need at least 1 (later why)

$$|B|-1 = 1$$

$$|B| = \text{suc } |B|-1$$

- ▶ Friendlier names for the indices (elements of Fin 2)

pattern False# = Fz

pattern True# = Fs Fz

Introduction

What is Π-Ware

Background

Research Question

Research Question /  
Methodology

DTP / Agda

Big picture  
Agda

Π-Ware

Circuit Syntax  
Semantics  
Proofs

Conclusions

Summary  
Future work



Universiteit Utrecht

# Atomic instance (Bool)

- ▶ Bijection between  $\{n \in \mathbb{N} \mid n < 2\}$  ([Fin 2](#)) and [Bool](#)

$$n \rightarrow B = \lambda \{ \text{False}\# \rightarrow \text{false}; \text{True}\# \rightarrow \text{true} \}$$
$$B \rightarrow n = \lambda \{ \text{false} \rightarrow \text{False}\#; \text{true} \rightarrow \text{True}\# \}$$

- ▶ Proof that  $n \rightarrow B$  and  $B \rightarrow n$  are inverses

$$\text{inv-left-}B = \lambda \{ \text{False}\# \rightarrow \text{refl}; \text{True}\# \rightarrow \text{refl}; \}$$
$$\text{inv-right-}B = \lambda \{ \text{false} \rightarrow \text{refl}; \text{true} \rightarrow \text{refl} \}$$

- ▶ With all pieces at hand, we construct the instance

$$\begin{aligned} \text{Atomic-}B = \text{record } \{ \text{Atom} &= B \\ ; |\text{Atom}| - 1 &= |B| - 1 \\ ; n \rightarrow \text{atom} &= n \rightarrow B \\ ; \text{atom} \rightarrow n &= B \rightarrow n \\ ; \text{inv-left} &= \text{inv-left-}B \\ ; \text{inv-right} &= \text{inv-right-}B \} \end{aligned}$$

## Introduction

What is Π-Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



# Gates

- ▶ Circuits parameterized by collection of *fundamental gates*
- ▶ Examples:
  - {NOT, AND, OR} ([BoolTrio](#))
  - {NAND}
  - Arithmetic, Crypto, etc.
- ▶ The definition of what means to be such a collection is in [PiWare.Gates.Gates](#)

## Introduction

What is  $\Pi$ -Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



Universiteit Utrecht

# The Gates type class

$\mathbf{W} : \mathbb{N} \rightarrow \text{Set}$

$\mathbf{W} = \text{Vec Atom}$

**record**  $\mathbf{Gates} : \text{Set}$  **where**

**field**

$|\mathbf{Gates}| : \mathbb{N}$

$|\mathbf{in}| \ |\mathbf{out}| : \text{Fin } |\mathbf{Gates}| \rightarrow \mathbb{N}$

$\mathbf{spec} : (g : \text{Fin } |\mathbf{Gates}|)$

$\rightarrow (\mathbf{W} (|\mathbf{in}| g) \rightarrow \mathbf{W} (|\mathbf{out}| g))$

$\mathbf{Gates\#} = \text{Fin } |\mathbf{Gates}|$

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Gates instances

- ▶ Example: `PiWare.Gates.BoolTrio`
- ▶ First, how many gates are there in the library

$$|\text{BoolTrio}| = 5$$

- ▶ Then the friendlier names for the indices

`pattern FalseConst# = Fz`

`pattern TrueConst# = Fs Fz`

`pattern Not# = Fs (Fs Fz)`

`pattern And# = Fs (Fs (Fs Fz))`

`pattern Or# = Fs (Fs (Fs (Fs Fz)))`

## Introduction

What is Π-Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## Π-Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



# Gates instance (BoolTrio)

- ▶ Defining the *interfaces* of the gates

|in| FalseConst# = 0

|in| TrueConst# = 0

|in| Not# = 1

|in| And# = 2

|in| Or# = 2

|out| \_ = 1

- ▶ And the specification function for each gate

spec-false \_ = [ false ]

spec-true \_ = [ true ]

spec-not ( $x :: \varepsilon$ ) = [ not  $x$  ]

spec-and ( $x :: y :: \varepsilon$ ) = [  $x \wedge y$  ]

spec-or ( $x :: y :: \varepsilon$ ) = [  $x \vee y$  ]

## Introduction

What is Π-Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



# Gates instance (BoolTrio)

- ▶ Mapping each gate index to its respective specification

specs-BoolTrio FalseConst#	= spec-false
specs-BoolTrio TrueConst#	= spec-true
specs-BoolTrio Not#	= spec-not
specs-BoolTrio And#	= spec-and
specs-BoolTrio Or#	= spec-or

- ▶ With all pieces at hand, we construct the instance

BoolTrio : Gates

```
BoolTrio = record { |Gates| = |BoolTrio|
                    ; |in|      = |in|
                    ; |out|     = |out|
                    ; spec      = specs-BoolTrio }
```

## Introduction

What is Π-Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## Π-Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



# High-level circuits

- ▶ User is not supposed to describe circuits at low level ( $\mathbb{C}'$ )
- ▶ The high level circuit type ( $\mathbb{C}$ ) allows for *typed* circuit interfaces
  - Input and output indices are Agda types

```
data  $\mathbb{C}$  ( $\alpha \beta : \text{Set}$ ) { $i j : \mathbb{N}$ } :  $\text{Set}$  where
  Mk $\mathbb{C}$  : { $s\alpha : \Downarrow \mathbb{W} \uparrow \alpha \{i\}$ } { $s\beta : \Downarrow \mathbb{W} \uparrow \beta \{j\}$ }
    →  $\mathbb{C}' i j \rightarrow \mathbb{C} \alpha \beta \{i\} \{j\}$ 
```

- ▶  $\text{Mk}\mathbb{C}$  takes:
  - Low level description ( $\mathbb{C}'$ )
  - Information on how to *synthesize* elements of  $\alpha$  and  $\beta$ 
    - Passed as *instance arguments* (class constraints)

## Introduction

What is  $\Pi$ -Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



# Synthesizable

## ► $\Downarrow W \Uparrow$ type class (pronounced Synthesizable)

- Describes how to synthesize a given Agda type ( $\alpha$ )
- Two fields: from element of  $\alpha$  to a *word* and back

```
record  $\Downarrow W \Uparrow$  ( $\alpha : \text{Set}$ ) { $i : \mathbb{N}$ } :  $\text{Set}$  where
```

```
  constructor  $\Downarrow W \Uparrow[\_, \_]$ 
```

```
  field
```

```
     $\Downarrow : \alpha \rightarrow W i$ 
```

```
     $\Uparrow : W i \rightarrow \alpha$ 
```

### Introduction

What is  $\Pi$ -Ware

Background

### Research Question

Research Question / Methodology

### DTP / Agda

Big picture

Agda

### $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

### Conclusions

Summary

Future work



# $\Downarrow W \uparrow$ instances

- ▶ Any *finite* type can have such an instance
- ▶ Predefined in the library: `Bool`; `_×_`; `_⊕_`; `Vec`
- ▶ Example: instance for products (`_×_`)

$$\Downarrow W \uparrow - \times : \{ s\alpha : \Downarrow W \uparrow \alpha \{ i \} \} \{ s\beta : \Downarrow W \uparrow \beta \{ j \} \} \\ \rightarrow \Downarrow W \uparrow (\alpha \times \beta)$$
$$\Downarrow W \uparrow - \times \{ s\alpha \} \{ s\beta \} = \Downarrow W \uparrow [ \text{down} , \text{up} ]$$

where `down` :  $(\alpha \times \beta) \rightarrow W (i + j)$

$$\text{down } (a, b) = (\Downarrow a) ++ (\Downarrow b)$$
$$\text{up} : W (i + j) \rightarrow (\alpha \times \beta)$$

`up w` with `splitAt i w`

$$\text{up } .(\Downarrow a) ++ (\Downarrow b) \mid \Downarrow a, \Downarrow b, \text{refl} = \Uparrow \Downarrow a, \Uparrow \Downarrow b$$

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Synthesizable

- ▶ Both fields  $\Downarrow$  and  $\Uparrow$  should be inverses of each other
  - Due to how high-level simulation is defined using  $\Downarrow$  and  $\Uparrow$
- ▶ Not enforced as a field of  $\Downarrow \text{W} \Uparrow$ 
  - Too big of a proof burden while quick prototyping

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Semantics

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Circuit semantics

- ▶ *Synthesis* semantics: produce a *netlist*
  - Tool integration / implement in FPGA or ASIC.
- ▶ *Simulation* semantics: *execute* a circuit
  - Given circuit model and inputs, calculate outputs
- ▶ Other semantics possible:
  - Timing analysis, power estimation, etc.
  - This possibility guided  $\Pi$ -Ware's development

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Synthesis semantics

- ▶ Netlist: digraph with *gates* as nodes and *buses* as edges
- ▶ Synthesis semantics: given netlists of subcircuits, build combination

$\text{Nil} : \mathbb{C} 0 0$




$$\frac{i \ o : \mathbb{N} \\ f : \text{Fin } o \rightarrow \text{Fin } i}{\text{Plug } f : \mathbb{C} i o}$$



$$\frac{g\# : \text{Gate}\#}{\text{Gate } g\# : \mathbb{C} (\text{ins } g\#) (\text{outs } g\#)}$$



$$\frac{c : \mathbb{C} (i+l) (o+l)}{\text{DelayLoop} : \mathbb{C} i o}$$



## Introduction

What is Π-Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs


## Conclusions

Summary


Future work

# Synthesis semantics


$$\frac{C_1 : \mathbb{C} \text{ i m} \\ C_2 : \mathbb{C} \text{ m o}}{C_1 \parallel' C_2 : \mathbb{C} \text{ i o}}$$



$$\frac{C_1 : \mathbb{C} \text{ i}_1 \text{ o}_1 \\ C_2 : \mathbb{C} \text{ i}_2 \text{ o}_2}{C_1 \mid' C_2 : \mathbb{C} (i_1+i_2) (o_1+o_2)}$$



$$\frac{C_1 : \mathbb{C} \text{ i}_1 \text{ o} \\ C_2 : \mathbb{C} \text{ i}_2 \text{ o}}{C_1 \mid' C_2 : \mathbb{C} (1+(i_1 \sqcup i_2)) \text{ o}}$$



## Introduction

What is  $\Pi$ -Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



# Synthesis semantics

Missing “pieces”:

## ► Adapt **Atomic**

- New field: a **VHDLTypeDecl**
  - Such as: `type ident is (elem1, elem2);`
  - Enumerations, integers (ranges), records.
- New field: **atomVHDL** :  $\text{Atom} \# \rightarrow \text{VHDEExpr}$

## ► Adapt **Gates**

- For each gate, a corresponding **VHDEntity**
- **netlist** :  $(g\# : \text{Gates}\#) \rightarrow \text{VHDEntity } (\lvert \text{in} \rvert g\#) (\lvert \text{out} \rvert g\#)$ 
  - The VHDL entity has the *interface* of corresponding gate

### Introduction

What is  $\Pi$ -Ware  
Background

### Research Question

Research Question /  
Methodology

### DTP / Agda

Big picture  
Agda

### $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

### Conclusions

Summary  
Future work



Universiteit Utrecht

# Simulation semantics

- ▶ Two levels of abstraction
  - High-level simulation ( $\llbracket \_ \rrbracket$ ) for high-level circuits ( $\mathbb{C}$ )
  - Low-level simulation ( $\llbracket \_ \rrbracket'$ ) for low-level circuits ( $\mathbb{C}'$ )
- ▶ Two kinds of simulation
  - Combinational simulation ( $\llbracket \_ \rrbracket$ ) for stateless circuits
  - Sequential simulation ( $\llbracket \_ \rrbracket^*$ ) for stateful circuits
- ▶ High level defined in terms of low level

$$\llbracket \_ \rrbracket : \forall \{\alpha i \beta j\} \rightarrow (c : \mathbb{C} \alpha \beta \{i\} \{j\}) \rightarrow (\alpha \rightarrow \beta)$$
$$\llbracket \text{MkC } \{ s\alpha \} \{ s\beta \} c' \rrbracket = \uparrow \circ \llbracket c' \rrbracket' \circ \downarrow$$

## Introduction

What is Π-Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## Π-Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



# Combinational simulation (excerpt)

$\llbracket \_ \rrbracket' : \forall \{i\ o\} \rightarrow (c : \mathbb{C}'\ i\ o) \{p : \text{comb}'\ c\} \rightarrow (\mathbb{W}\ i \rightarrow \mathbb{W}\ o)$

$\llbracket \text{Nil} \rrbracket' = \text{const } \varepsilon$

$\llbracket \text{Gate } g\# \rrbracket' = \text{spec } g\#$

$\llbracket \text{Plug } p \rrbracket' = \text{plugOutputs } p$

$\llbracket \text{DelayLoop } c \rrbracket' \{()\} v$

$\llbracket c_1 \gg' c_2 \rrbracket' \{p_1, p_2\} = \llbracket c_2 \rrbracket' \{p_2\} \circ \llbracket c_1 \rrbracket' \{p_1\}$

$\llbracket \_|+'_ \{i_1\} c_1 c_2 \rrbracket' \{p_1, p_2\} =$   
 $[ \llbracket c_1 \rrbracket' \{p_1\}, \llbracket c_2 \rrbracket' \{p_2\} ]' \circ \text{untag } \{i_1\}$

## ► Remarks:

- Proof requires  $c$  to be combinational
- **Gate** case uses specification function
- **DelayLoop** case can be *discharged*

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



Universiteit Utrecht

# Sequential simulation

- ▶ Inputs and outputs become Streams
  - $C' i o \implies \text{Stream } (W i) \rightarrow \text{Stream } (W o)$
  - Stream: infinite list
- ▶ We can't write a recursive evaluation function over Streams
  - Sum case ( $\_ |+| \_$ ) needs a function of type  
 $(\text{Stream } (\alpha \uplus \beta) \rightarrow \text{Stream } \alpha \times \text{Stream } \beta)$ 
    - What if there are no *lefts* (or *rights*)?
- ▶ A stream function is not an accurate model for hardware
  - A function of type  $(\text{Stream } \alpha \rightarrow \text{Stream } \beta)$  can “look ahead”
  - For example, tail  $(x_0 :: x_1 :: x_2 :: xs) = x_1 :: x_2 :: xs$

## Introduction

What is Π-Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Causal stream functions

Solution: sequential simulation based on *causal* stream function

Some definitions:

- ▶ Causal context: past + present values

$$\Gamma c : (\alpha : \text{Set}) \rightarrow \text{Set}$$

$$\Gamma c \alpha = \alpha \times \text{List } \alpha$$

- ▶ Causal stream function: produces **one** (current) output

$$\underline{\Rightarrow} c \underline{\_} : (\alpha \beta : \text{Set}) \rightarrow \text{Set}$$

$$\alpha \Rightarrow c \beta = \Gamma c \alpha \rightarrow \beta$$

Introduction

What is Π-Ware

Background

Research Question

Research Question /  
Methodology

DTP / Agda

Big picture

Agda

Π-Ware

Circuit Syntax

Semantics

Proofs

Conclusions

Summary

Future work



Universiteit Utrecht

# Causal sequential simulation

- ▶ Core sequential simulation function:

$$[\![\_\_]\!]c : \{i\ o : \mathbb{N}\} \rightarrow \mathbb{C}' i\ o \rightarrow (\mathbb{W}\ i \Rightarrow c\ \mathbb{W}\ o)$$

$$[\![\text{Nil}]\!] \quad [\![c\ (w^0, \_)]\!] = [\![\text{Nil}]\!]' w^0$$

$$[\![\text{Gate } g\#]\!] \quad [\![c\ (w^0, \_)]\!] = [\![\text{Gate } g\#]\!]' w^0$$

$$[\![\text{Plug } p]\!] \quad [\![c\ (w^0, \_)]\!] = \text{plugOutputs } p\ w^0$$

$$[\![\text{DelayLoop } c\ \{p\}]\!] \quad [\![c\ (w^0, \_)]\!] = \text{take}_v\ j \circ \text{delay } c\ \{p\}$$

$$[\![c_1]\!]'\ c_2\ [\![c]\!] = [\![c_2]\!] \circ \text{map}^+ \ [\![c_1]\!] \circ \text{tails}^+$$

- ▶ **Nil**, **Gate** and **Plug** cases use combinational simulation
- ▶ **DelayLoop** calls a recursive helper (**delay**)
- ▶ Example structural case:  $\_\!\!\! \gg' \_\!$  (sequence)

- Context of  $[\![c_1]\!] \circ$  is context of the whole compound
- Context of  $[\![c_2]\!] \circ$  is past and present *outputs* of  $c_1$

## Introduction

What is Π-Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



# Sequential simulation

- We can then “run” the step-by-step function to produce a whole Stream

- Idea from “The Essence of Dataflow Programming” [Uustalu and Vene, 2005]

$\text{runc}' : (\alpha \Rightarrow^c \beta) \rightarrow (\Gamma c \alpha \times \text{Stream } \alpha) \rightarrow \text{Stream } \beta$

$\text{runc}' f ((x^0, x^-), (x^1 :: x^+)) =$

$f(x^0, x^-) :: \# \text{runc}' f ((x^1, x^0 :: x^-), b x^+)$

$\text{runc} : (\alpha \Rightarrow^c \beta) \rightarrow (\text{Stream } \alpha \rightarrow \text{Stream } \beta)$

$\text{runc } f (x^0 :: x^+) = \text{runc}' f ((x^0, []), b x^+)$

- Obtaining the stream-based simulation function:

$\llbracket \_ \rrbracket *' : \forall \{i\ o\} \rightarrow C' i\ o \rightarrow (\text{Stream } (W\ i) \rightarrow \text{Stream } (W\ o))$

$\llbracket \_ \rrbracket *' = \text{runc} \circ \llbracket \_ \rrbracket c$

## Introduction

What is Π-Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Proofs

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

## Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Properties of circuits

- ▶ Tests and proofs about circuits depend on the *semantics*
  - We focused on the functional simulation semantics
  - Other possibilities (gate count, critical path, etc.)
- ▶ Very simple sample circuit to illustrate: XOR

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

## Proofs

## Conclusions


Summary

Future work



Universiteit Utrecht

# Sample circuit: XOR



$\underline{VC} : \mathbb{C} (B \times B) B$

$\underline{VC} = pForkx$

$\gg (\neg C || idC \gg \wedge C) || (idC || \neg C \gg \wedge C)$

$\gg VC$

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



# Specification of XOR

- ▶ To define *correctness* we need a *specification function*
  - Listing all possibilities (truth table)
  - Based on pre-existing functions (standard library)
- ▶ Truth table

`YC-spec-table : (B × B) → B`

`YC-spec-table (false , false) = false`

`YC-spec-table (false , true ) = true`

`YC-spec-table (true , false) = true`

`YC-spec-table (true , true ) = false`

## Introduction

What is Π-Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## Π-Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



Universiteit Utrecht

# Proof of XOR (truth table)

```
VC-proof-table : [ ] [ ] (a , b) ≡ VC-spec-table (a , b)  
VC-proof-table false false = refl  
VC-proof-table false true = refl  
VC-proof-table true false = refl  
VC-proof-table true true = refl
```

## ► Proof by *case analysis*

- Can probably be automated by  
*reflection* [van der Walt and Swierstra, 2013]

### Introduction

What is  $\Pi$ -Ware  
Background

### Research Question

Research Question /  
Methodology

### DTP / Agda

Big picture  
Agda

### $\Pi$ -Ware

Circuit Syntax  
Semantics  
Proofs

### Conclusions

Summary  
Future work



# Specification of XOR

- ▶ Based (`_xor_`) from `Data.Bool`

`_xor_ : B → B → B`

`true xor b = not b`

`false xor b = b`

- ▶ Adapted interface to match exactly `∨C`

`∨C-spec-subfunc : (B × B) → B`

`∨C-spec-subfunc = uncurry' _xor_`

## Introduction

What is Π-Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## Π-Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



Universiteit Utrecht

# Proof of XOR (pre-existing)

- ▶ Proof based on VC-spec-subfunc

VC-proof-subfunc :  $\llbracket \text{VC} \rrbracket (a, b) \equiv \text{VC-spec-subfunc}(a, b)$   
VC-proof-subfunc = VC-xor-equiv

- ▶ Need a lemma to complete the proof

- Circuit is defined using {NOT, AND, OR}
  - xor is defined directly by pattern matching

VC-xor-equiv :  $(\text{not } a \wedge b) \vee (a \wedge \text{not } b) \equiv (a \text{ xor } b)$

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



# Circuit “families”

- ▶ We can also prove properties of circuit “families”
- ▶ Example: an AND gate definition with generic number of inputs

$\text{andN}' : \forall n \rightarrow \mathbb{C}' n 1$

$\text{andN}' \text{ zero} = \text{TC}'$

$\text{andN}' (\text{suc } n) = \text{idC}' \parallel' \text{andN}' n \gg' \wedge C'$

- ▶ Example proof: when all inputs are **true**, output is **true**
  - For *any* number of inputs
  - Proof by induction on  $n$  (number of inputs)

## Introduction

What is Π-Ware  
Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture  
Agda

## Π-Ware

Circuit Syntax  
Semantics  
Proofs

## Conclusions

Summary  
Future work



Universiteit Utrecht

# Problems

- ▶ This proof is done at the *low level*

```
proof-andN' : ∀ n → [[ andN' n ]]' (replicate true) ≡ [ true ]  
proof-andN' zero    = refl  
proof-andN' (suc n) = cong (spec-and ∘ (_::_ true))  
                      (proof-andN' n)
```

- ▶ Still problems with inductive proofs in the high level
  - Guess: definition of `C` and `[[ ]]` prevent goal reduction

## Introduction

What is Π-Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary


Future work



Universiteit Utrecht

# Sequential proofs

- ▶ Example of sequential circuit: a *register*



- ▶ Respective  $\Pi$ -Ware circuit description

$\text{reg} : \mathbb{C}(\mathcal{B} \times \mathcal{B})\mathcal{B}$

$\text{reg} = \text{delayC(arr} \gg \text{mux2to1} \gg \times\mathbb{C})$

where  $\text{arr} = (\uparrow\mathbb{C} \parallel \text{idC}) \gg \text{ALRC} \gg (\text{idC} \parallel \uparrow\mathbb{C})$

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



# Register example

- ▶ Example (test case) of register behaviour

```
loads inputs : Stream Bool
```

```
loads = true :: # (true :: # (false :: # (repeat false)))
```

```
inputs = true :: # (false :: # (true :: # (repeat false)))
```

```
actual = take 42 ([ reg ]*) $ zipWith _,_ inputs loads)
```

```
test-reg = actual ≡ true ▷ false ▷ replicate false
```

- ▶ Still problems with *infinite* expected vs. actual comparisons

- Normal Agda equality (`_≡_`) does not work
- Need to use *bisimilarity*

## Introduction

What is Π-Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Summary

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# What $\Pi$ -Ware achieves

- ▶ Several design activities in the *same language*
  - Description (untyped / typed)
  - Simulation
  - Synthesis
  - Verification (inductive families of circuits)
- ▶ Well-typed descriptions ( $C$ ) at *compile time*
  - Low-level descriptions ( $C'$ ) / netlists are *well-sized*
- ▶ Type safety and totality of simulation due to Agda

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Current limitations / trade-offs

- ▶ Interface of generated netlists is always *flat*
  - One input, one output

```
entity fullAdd8 is
port (
    inputs  : in  std_logic_vector(16 downto 0);
    outputs : out std_logic_vector(8 downto 0)
);
end fullAdd8;
```

- ▶ Due to the indices of  $C'$  (naturals)
  - Can't distinguish  $C' (1 + 8 + 8) (8 + 1)$  from  $C' 179$

Introduction

What is Π-Ware

Background

Research Question

Research Question / Methodology

DTP / Agda

Big picture  
Agda

Π-Ware

Circuit Syntax  
Semantics  
Proofs

Conclusions

Summary  
Future work



Universiteit Utrecht

# Current limitations / trade-offs

- ▶ Proofs for high-level families of circuits
  - Probably due to definitions of  $\mathbb{C}$  and  $\llbracket \cdot \rrbracket$
- ▶ Proofs with infinite comparisons (sequential circuits)

Introduction

What is  $\Pi$ -Ware

Background

Research Question

Research Question / Methodology

$\Delta T P$  / Agda

Big picture

Agda

$\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

Conclusions

Summary

Future work



Universiteit Utrecht

# Future work

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question /  
Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Future work

- ▶ Automatic proof by reflection for finite cases
- ▶ Prove properties of combinators in Agda
  - Algebraic properties
- ▶ Automatic generation of  $\Downarrow W \uparrow$  (Synthesizable) instances
- ▶ More (higher) layers of abstraction

## Introduction

What is  $\Pi$ -Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## $\Pi$ -Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht

# Thank you!

# Questions?

Mede mogelijk gemaakt door:

**Utrechts  
Universiteitsfonds**



**Universiteit Utrecht**



**Universiteit Utrecht**

# References I

 Bjesse, P., Claessen, K., Sheeran, M., and Singh, S. (1998).

Lava: hardware design in Haskell.  
*SIGPLAN Not.*, 34(1):174–184.

 Launchbury, J., Lewis, J. R., and Cook, B. (1999).  
On embedding a microarchitectural design language within  
haskell.  
*SIGPLAN Not.*, 34(9):60–69.

 Oury, N. and Swierstra, W. (2008).  
The power of pi.  
*SIGPLAN Not.*, 43(9):39–50.

Introduction

What is Π-Ware

Background

Research Question

Research Question /  
Methodology

DTP / Agda

Big picture

Agda

Π-Ware

Circuit Syntax

Semantics

Proofs

Conclusions

Summary

Future work



Universiteit Utrecht

# References II

-  Sander, I. and Jantsch, A. (1999).  
Formal system design based on the synchrony hypothesis, functional models, and skeletons.  
In *VLSI Design, 1999. Proceedings. Twelfth International Conference On*, pages 318–323. IEEE.
-  Sheeran, M. (1984).  
MuFP, a language for VLSI design.  
In *Proceedings of the 1984 ACM Symposium on LISP and Functional Programming*, LFP '84, pages 104–112, New York, NY, USA. ACM.
-  Uustalu, T. and Vene, V. (2005).  
The essence of dataflow programming.  
In *Proceedings of the Third Asian Conference on Programming Languages and Systems*, APLAS'05, pages 2–18, Berlin, Heidelberg. Springer-Verlag.

Introduction

What is Π-Ware

Background

Research Question

Research Question / Methodology

DTP / Agda

Big picture

Agda

Π-Ware

Circuit Syntax

Semantics

Proofs

Conclusions

Summary

Future work



# References III



van der Walt, P. and Swierstra, W. (2013).

Engineering proof by reflection in Agda.

In *Implementation and Application of Functional Languages*, pages 157–173. Springer.



Wadler, P. (2014).

Propositions as types.

Unpublished note, <http://homepages.inf.ed.ac.uk/wadler/papers/propositions-as-types/propositions-as-types.pdf>.

## Introduction

What is Π-Ware

Background

## Research Question

Research Question / Methodology

## DTP / Agda

Big picture

Agda

## Π-Ware

Circuit Syntax

Semantics

Proofs

## Conclusions

Summary

Future work



Universiteit Utrecht